PIC16C83 datasheet(47/117 Pages) MICROCHIP

47 / 117 page

DS30081F-page 47

PIC16C8X

8.5

Interrupts

The PIC16C8X group has 4 sources of interrupt:

• External interrupt RB0/INT pin

• TMR0 overﬂow interrupt

• PORTB change interrupts (pins RB7:RB4)

• EEPROM write complete interrupt

The interrupt control register (INTCON) records

individual interrupt requests in ﬂag bits. It also contains

the individual and global interrupt enable bits.

The global interrupt enable bit, GIE (INTCON<7>)

enables (if set) all un-masked interrupts or disables (if

cleared) all interrupts. Individual interrupts can be

disabled through their corresponding enable bits in

INTCON register. Bit GIE is cleared on reset.

The “return from interrupt” instruction, RETFIE, exits

interrupt routine as well as sets the GIE bit, which

re-enable interrupts.

The RB0/INT pin interrupt, the RB port change interrupt

and the TMR0 overﬂow interrupt ﬂags are contained in

the INTCON register.

When an interrupt is responded to; the GIE bit is

cleared to disable any further interrupt, the return

address is pushed onto the stack and the PC is loaded

with 0004h. For external interrupt events, such as the

RB0/INT pin or PORTB change interrupt, the interrupt

latency will be three to four instruction cycles. The

exact latency depends when the interrupt event occurs

(Figure 8-17). The latency is the same for both one and

two cycle instructions. Once in the interrupt service

routine the source(s) of the interrupt can be determined

by polling the interrupt ﬂag bits. The interrupt ﬂag bit(s)

must be cleared in software before re-enabling

interrupts to avoid inﬁnite interrupt requests.

Note 1: Individual interrupt ﬂag bits are set

regardless

the

status

their

corresponding mask bit or the GIE bit.

Note 2: For the PIC16C84 Only;

If an interrupt occurs while the Global

Interrupt Enable (GIE) bit is being cleared,

the

GIE

bit

may

unintentionally

re-enabled by the user’s Interrupt Service

Routine (the RETFIE instruction). The

events that would cause this to occur are:

An instruction clears the GIE bit while

an interrupt is acknowledged

The

program

branches

the

Interrupt vector and executes the

Interrupt Service Routine.

The

Interrupt

Service

Routine

completes with the execution of the

RETFIE

instruction. This causes the

GIE bit to be set (enables interrupts),

and the program returns to the

instruction after the one which was

meant to disable interrupts.

The method to ensure that interrupts are

globally disabled is:

Ensure that the GIE bit is cleared by

the instruction, as shown in the

following code:

LOOP

BCF

INTCON,GIE

;Disable All

;

Interrupts

BTFSC INTCON,GIE

;All Interrupts

;

Disabled?

GOTO

LOOP

;NO, try again

;

Yes, continue

;

with program

;

flow

PIC16C83 bảng dữ liệu(PDF) 47 Page - Microchip Technology

PIC16C83 bảng dữ liệu(HTML) 47 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL