TUSB2136 datasheet(33/50 Pages) TI

33 / 50 page

2–21

2.9.1

8052 Standard Interrupt Enable Register

210

RSV

ET2

ET1

EX1

ET0

INT0

R/W

R/O

R/W

BIT

NAME

RESET

FUNCTION

INT0

Enable or disable external interrupt-0

EX0 = 0

External interrupt-0 is disabled.

EX0 = 1

External interrupt-0 is enabled.

ET0

Enable or disable timer-0 interrupt

ET0 = 0

Timer-0 interrupt is disabled.

ET0 = 1

Timer-0 interrupt is enabled.

EX1

Enable or disable external interrupt-1

EX1 = 0

External interrupt-1 is disabled.

EX1 = 1

External interrupt-1 is enabled.

ET1

Enable or disable timer-1 interrupt

ET1 = 0

Timer-1 interrupt is disabled.

ET1 = 1

Timer-1 interrupt is enabled.

Enable or disable serial port interrupts

ES = 0

Serial port interrupt is disabled.

ES = 1

Serial port interrupt is enabled.

ET2

Enable or disable timer-2 interrupt

ET2 = 0

Timer-2 interrupt is disabled.

ET2 = 1

Timer-2 interrupt is enabled.

RSV

Reserved

Enable or disable all interrupts (global disable)

EA = 0

Disable all interrupts.

EA = 1

Each interrupt source is individually controlled.

2.9.2

Additional Interrupt Sources

All nonstandard 8052 interrupts (USB, I2C, etc.) are connected as an OR to generate an internal INT0. It must be

noted that the external INT0 and INT1 are not used. Furthermore, INT0 must be programmed as an active-low level

interrupt (not edge-triggered). A vector interrupt register is provided to identify all interrupt sources (see vector

interrupt register definition, Section 2.9.3). Up to 64 interrupt vectors are provided. It is the responsibility of the MCU

to read the vector and dispatch the proper interrupt routine.

TUSB2136 bảng dữ liệu(PDF) 33 Page - Texas Instruments

TUSB2136 bảng dữ liệu(HTML) 33 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

bảng dữ liệu tải về

Link URL