NECVR4102 datasheet(68/420 Pages) EPSON

68 / 420 page

Page 60

Epson Research and Development

Vancouver Design Center

SED1374

Hardware Functional Specification

X26A-A-001-02

Issue Date: 99/04/29

bits 4-0

FPLINE Start Position

These bits are used in TFT/MD-TFD mode to specify the position of the FPLINE pulse.

These bits specify the delay, in 8-pixel resolution, from the end of a line of display data

(FPDAT) to the leading edge of FPLINE. This register is effective in TFT/MD-TFD mode

only (REG[01h] bit 7 = 1). This register is programmed as follows:

The following constraint must be satisfied:

bits 4-0

Horizontal Non-Display Period

These bits specify the horizontal non-display period in 8-pixel resolution.

bits 5-0

FPFRAME Start Position

These bits are used in TFT/MD-TFD mode to specify the position of the FPFRAME pulse.

These bits specify the number of lines between the last line of display data (FPDAT) and

the leading edge of FPFRAME. This register is effective in TFT/MD-TFD mode only

(REG[01h] bit 7 = 1).

The contents of this register must be greater than zero and less than or equal to the Vertical

Non-Display Period Register, i.e.

REG[07h] FPLINE Start Position

Address = FFE7h

Read/Write

n/a

FPLINE Start

Position Bit 4

FPLINE Start

Position Bit 3

FPLINE Start

Position Bit 2

FPLINE Start

Position Bit 1

FPLINE Start

Position Bit 0

REG[08h] Horizontal Non-Display Period

Address = FFE8h

Read/Write

n/a

Horizontal

Non-Display

Period Bit 4

Horizontal

Non-Display

Period Bit 3

Horizontal

Non-Display

Period Bit 2

Horizontal

Non-Display

Period Bit 1

Horizontal

Non-Display

Period Bit 0

REG[09h] FPFRAME Start Position

Address = FFE9h

Read/Write

n/a

FPFRAME

Start Position

Bit 5

FPFRAME

Start Position

Bit 4

FPFRAME

Start Position

Bit 3

FPFRAME

Start Position

Bit 2

FPFRAME

Start Position

Bit 1

FPFRAME

Start Position

Bit 0

FPLINEposition pixels

()

REG 07h

[] 2

() 8

REG 07h

[] REG 08h

[]

≤

HorizontalNonDisplayPeriod pixels

()

REG 08h

[] 4

() 8

FPFRAMEposition lines

() REG 09h

[]

1REG 09h

[] REG 0Ah

[]

≤≤

NECVR4102 bảng dữ liệu(PDF) 68 Page - Epson Company

NECVR4102 bảng dữ liệu(HTML) 68 Page - Epson Company

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL