 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
7130LA55FGI8 bảng dữ liệu(PDF) 14 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
7130LA55FGI8 bảng dữ liệu(HTML) 14 Page - Integrated Device Technology |
|
|
14 / 21 page  IDT7130SA/LA and IDT7140SA/LA High-Speed 1K x 8 Dual-Port Static SRAM Military, Industrial and Commercial Temperature Ranges 14 AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range(7) NOTES: 1. PLCC, TQFP and STQFP packages only. 2. Port-to-port delay through RAM cells from the writing port to the reading port, refer to “Timing Waveform of Write with Port -to-Port Read and BUSY." 3. To ensure that the earlier of the two ports wins. 4. tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual) or tDDD – tDW (actual). 5. To ensure that a write cycle is inhibited on port 'B' during contention on port 'A'. 6. To ensure that a write cycle is completed on port 'B' after contention on port 'A'. 7. 'X' in part numbers indicates power rating (S or L). 7130X20(1) 7140X20(1) Com'l Only 7130X25 7140X25 Com'l, Ind & Military 7130X35 7140X35 Com'l & Military Symbol Parameter Min.Max. Min.Max.Min.Max. Unit BUSY TIMING (For MASTER IDT 7130) tBAA BUSY Access Time from Address ____ 20 ____ 20 ____ 20 ns tBDA BUSY Disable Time from Address ____ 20 ____ 20 ____ 20 ns tBAC BUSY Access Time from Chip Enable ____ 20 ____ 20 ____ 20 ns tBDC BUSY Disable Time from Chip Enable ____ 20 ____ 20 ____ 20 ns tWH Write Hold After BUSY(6) 12 ____ 15 ____ 20 ____ ns tWDD Write Pulse to Data Delay(2) ____ 40 ____ 50 ____ 60 ns tDDD Write Data Valid to Read Data Delay(2) ____ 30 ____ 35 ____ 35 ns tAPS Arbitration Priority Set-up Time(3) 5 ____ 5 ____ 5 ____ ns tBDD BUSY Disable to Valid Data(4) ____ 25 ____ 35 ____ 35 ns BUSY INPUT TIMING (For SLAVE IDT 7140) tWB Write to BUSY Input(5) 0 ____ 0 ____ 0 ____ ns tWH Write Hold After BUSY(6) 12 ____ 15 ____ 20 ____ ns tWDD Write Pulse to Data Delay(2) ____ 40 ____ 50 ____ 60 ns tDDD Write Data Valid to Read Data Delay(2) ____ 30 ____ 35 ____ 35 ns 2689 tbl 11a 7130X55 7140X55 Com'l, Ind & Military 7130X100 7140X100 Com'l, Ind & Military Symbol Parameter Min.Max.Min.Max. Unit BUSY TIMING (For MASTER IDT 7130) tBAA BUSY Access Time from Address] ____ 30 ____ 50 ns tBDA BUSY Disable Time from Address ____ 30 ____ 50 ns tBAC BUSY Access Time from Chip Enable ____ 30 ____ 50 ns tBDC BUSY Disable Time from Chip Enable ____ 30 ____ 50 ns tWH Write Hold After BUSY(6) 20 ____ 20 ____ ns tWDD Write Pulse to Data Delay(2) ____ 80 ____ 120 ns tDDD Write Data Valid to Read Data Delay(2) ____ 55 ____ 100 ns tAPS Arbitration Priority Set-up Time(3) 5 ____ 5 ____ ns tBDD BUSY Disable to Valid Data(4) ____ 55 ____ 65 ns BUSY INPUT TIMING (For SLAVE IDT 7140) tWB Write to BUSY Input(5) 0 ____ 0 ____ ns tWH Write Hold After BUSY(6) 20 ____ 20 ____ ns tWDD Write Pulse to Data Delay(2) ____ 80 ____ 120 ns tDDD Write Data Valid to Read Data Delay(2) ____ 55 ____ 100 ns 2689 tbl 11b |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
