công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

DAC7574IDGS bảng dữ liệu(PDF) 5 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện DAC7574IDGS
Giải thích chi tiết về linh kiện  QUAD, 12-BIT, LOW-POWER, VOLTAGE OUTPUT, I2C INTERFACE DIGITAL-TO-ANALOG CONVERTER
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

DAC7574IDGS bảng dữ liệu(HTML) 5 Page - Texas Instruments

  DAC7574IDGS Datasheet HTML 1Page - Texas Instruments DAC7574IDGS Datasheet HTML 2Page - Texas Instruments DAC7574IDGS Datasheet HTML 3Page - Texas Instruments DAC7574IDGS Datasheet HTML 4Page - Texas Instruments DAC7574IDGS Datasheet HTML 5Page - Texas Instruments DAC7574IDGS Datasheet HTML 6Page - Texas Instruments DAC7574IDGS Datasheet HTML 7Page - Texas Instruments DAC7574IDGS Datasheet HTML 8Page - Texas Instruments DAC7574IDGS Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 31 page
background image
www.ti.com
DAC7574
SLAS375 – JUNE 2003
TIMING CHARACTERISTICS (continued)
V
DD = 2.7 V to 5.5 V, RL = 2 kΩ to GND; all specifications -40°C to +105°C, unless otherwise specified.
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
Standard mode
20
× 0.1C
B
1000
ns
Fast mode
20
× 0.1C
B
300
ns
tRDA
Rise time of SDA signal
High-speed mode, CB = 100 pF max
10
80
ns
High-speed mode, CB = 400 pF max
20
160
ns
Standard mode
20
× 0.1C
B
300
ns
Fast mode
20
× 0.1C
B
300
ns
tFDA
Fall time of SDA signal
High-speed mode, CB = 100 pF max
10
80
ns
High-speed mode, CB = 400 pF max
20
160
ns
Standard mode
4.0
µs
Setup time for STOP con-
tSU; tSTO
Fast mode
600
ns
dition
High-speed mode
160
ns
Capacitive load for SDA and
CB
400
pF
SCL
Fast mode
50
ns
Pulse width of spike sup-
tSP
pressed
High-speed mode
10
ns
Standard mode
Noise margin at the HIGH
VNH
level for each connected de-
Fast mode
0.2 VDD
V
vice (including hysteresis)
High-speed mode
Standard mode
Noise margin at the LOW
VNL
level for each connected de-
Fast mode
0.1 VDD
V
vice (including hysteresis)
High-speed mode
5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com