LAN9210_12 datasheet(91/147 Pages) SMSC

91 / 147 page

Small Form Factor Single-Chip Ethernet Controller with HP Auto-MDIX Support

Datasheet

SMSC LAN9210

Revision 2.9 (03-01-12)

DATASHEET

5.3.11

RX_FIFO_INF—Receive FIFO Information Register

This register contains the used space in the receive FIFOs of the LAN9210 Ethernet Controller.

5.3.12

TX_FIFO_INF—Transmit FIFO Information Register

This register contains the free space in the transmit data FIFO and the used space in the transmit

status FIFO in the LAN9210.

Offset:

7Ch

Size:

32 bits

BITS

DESCRIPTION

TYPE

DEFAULT

31-24

Reserved

23-16

RX Status FIFO Used Space (RXSUSED). Indicates the amount of space

in DWORDs, used in the RX Status FIFO.

00h

15-0

RX Data FIFO Used Space (RXDUSED).). Reads the amount of space in

bytes, used in the RX data FIFO. For each receive frame, this field is

incremented by the length of the receive data rounded up to the nearest

DWORD (if the payload does not end on a DWORD boundary).

0000h

Offset:

80h

Size:

32 bits

BITS

DESCRIPTION

TYPE

DEFAULT

31-24

Reserved

23-16

TX Status FIFO Used Space (TXSUSED). Indicates the amount of space

in DWORDS used in the TX Status FIFO.

00h

15-0

TX Data FIFO Free Space (TDFREE). Reads the amount of space in bytes,

available in the TX data FIFO. The application should never write more data

than is available, as indicated by this value.

1200h

LAN9210 bảng dữ liệu(PDF) 91 Page - SMSC Corporation

LAN9210 bảng dữ liệu(HTML) 91 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL