SST25WF040B datasheet(4/39 Pages) MICROCHIP

4 / 39 page

SST25WF040B

DS20005193C-page 4

 2014 Microchip Technology Inc.

2.0

PIN DESCRIPTION

FIGURE 2-1:

PIN ASSIGNMENTS

TABLE 2-1:

PIN DESCRIPTION

Symbol

Pin Name

Functions

SCK

Serial Clock

To provide the input/output timing of the serial interface.

Commands, addresses, or input data are latched on the rising edge of the clock

input, while output data is shifted out on the falling edge of the clock input.

Serial Data Input

To transfer commands, addresses, or data serially into the device.

Inputs are latched on the rising edge of the serial clock.

Serial Data Output To transfer data serially out of the device.

Data is shifted out on the falling edge of the serial clock.

SIO[0:1]

Serial Data Input/

Output for Dual I/O

Mode

To transfer commands, addresses, or data serially into the device, or data out of

the device. Inputs are latched on the rising edge of the serial clock. Data is

shifted out on the falling edge of the serial clock. These pins are used in Dual

I/O mode

CE#

Chip Enable

The device is enabled by a high to low transition on CE#. CE# must remain low

for the duration of any command sequence. The device is deselected and

placed in Standby mode when CE# is high.

WP#

Write Protect

The Write Protect (WP#) pin is used to enable/disable BPL bit in the status reg-

ister.

HOLD#

Hold

To temporarily stop serial communication with SPI Flash memory while device

is selected.

VDD

Power Supply

To provide power supply voltage: 1.65-1.95V for SST25WF040B

VSS

Ground

8-Lead SOIC

8-Contact USON

CE#

SO/SIO1

WP#

VSS

VDD

HOLD#

SCK

SI/SIO0

200051 3 08-soic-P0.0

CE#

SO/SIO1

WP#

VSS

Top View

VDD

HOLD#

SCK

SI/SIO0

20005193 08-uson Q3A P1.0

SST25WF040B bảng dữ liệu(PDF) 4 Page - Microchip Technology

SST25WF040B bảng dữ liệu(HTML) 4 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

bảng dữ liệu tải về

Link URL