| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STM32F401CBU7 bảng dữ liệu(PDF) 98 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F401CBU7 bảng dữ liệu(HTML) 98 Page - STMicroelectronics |
|
98 / 135 page ![]() DocID024738 Rev 6 98/135 STM32F401xB STM32F401xC Electrical characteristics 113 SPI interface characteristics Unless otherwise specified, the parameters given in Table 61 for the SPI interface are derived from tests performed under the ambient temperature, fPCLKx frequency and VDD supply voltage conditions summarized in Table 14, with the following configuration: • Output speed is set to OSPEEDRy[1:0] = 10 • Capacitive load C = 30 pF • Measurement points are done at CMOS levels: 0.5VDD Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI). Table 61. SPI dynamic characteristics(1) Symbol Parameter Conditions Min Typ Max Unit fSCK 1/tc(SCK) SPI clock frequency Master mode, SPI1/4, 2.7 V < VDD <3.6 V -- 42 MHz Slave mode, SPI1/4, 2.7 V < VDD <3.6 V 42 Slave transmitter/full-duplex mode, SPI1/4, 2.7 V < VDD <3.6 V 38(2) Master mode, SPI1/2/3/4, 1.7 V < VDD <3.6 V 21 Slave mode, SPI1/2/3/4, 1.7 V < VDD <3.6 V 21 Duty(SCK) Duty cycle of SPI clock frequency Slave mode 30 50 70 % tw(SCKH) tw(SCKL) SCK high and low time Master mode, SPI presc = 2 TPCLK−1.5 TPCLK TPCLK+1.5 ns tsu(NSS) NSS setup time Slave mode, SPI presc = 2 4TPCLK -- ns th(NSS) NSS hold time Slave mode, SPI presc = 2 2TPCLK -- ns tsu(MI) Data input setup time Master mode 0 - - ns tsu(SI) Slave mode 2.5 - - ns th(MI) Data input hold time Master mode 6 - - ns th(SI) Slave mode 2.5 - - ns ta(SO) Data output access time Slave mode 9 - 20 ns tdis(SO) Data output disable time Slave mode 8 - 13 ns tv(SO) Data output valid time Slave mode (after enable edge), 2.7 V < VDD < 3.6 V -9.5 13 ns Slave mode (after enable edge), 1.7 V < VDD < 3.6 V -9.5 17 ns th(SO) Data output hold time Slave mode (after enable edge), 2.7 V < VDD < 3.6 V 5.5 - - ns Slave mode (after enable edge), 1.7 V < VDD < 3.6 V 3.5 - - ns |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |