công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PM7345 bảng dữ liệu(PDF) 41 Page - PMC-Sierra, Inc

tên linh kiện PM7345
Giải thích chi tiết về linh kiện  SATURN USER-NETWORK INTERFACE FOR ATM PLESIOCHRONOUS DIGITAL HIERARCHY DATACOM
PDF  306 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  PMC [PMC-Sierra, Inc]
Trang chủ  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7345 bảng dữ liệu(HTML) 41 Page - PMC-Sierra, Inc

Back Button PM7345 Datasheet HTML 37Page - PMC-Sierra, Inc PM7345 Datasheet HTML 38Page - PMC-Sierra, Inc PM7345 Datasheet HTML 39Page - PMC-Sierra, Inc PM7345 Datasheet HTML 40Page - PMC-Sierra, Inc PM7345 Datasheet HTML 41Page - PMC-Sierra, Inc PM7345 Datasheet HTML 42Page - PMC-Sierra, Inc PM7345 Datasheet HTML 43Page - PMC-Sierra, Inc PM7345 Datasheet HTML 44Page - PMC-Sierra, Inc PM7345 Datasheet HTML 45Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 306 page
background image
PM7345 S/UNI-PDH
DATA SHEET
PMC-931011
ISSUE 6
SATURN USER-NETWORK INTERFACE
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
27
FWRB/
TFCLK
Input
80
79
FIFO Write (FWRB). FWRB writes cell octets to the
transmit FIFO. The data present on the
FWDATA[7:0] bus is written into the transmit FIFO
on the rising edge of FWRB. TSOC is sampled on
the falling edge of FWRB.
Transmit FIFO Write Clock (TFCLK). TFCLK is
used to write bytes into the synchronous transmit
FIFO interface. This interface is only available in the
100-pin PQFP package when the synchronous
FIFO interface is enabled (SYFIFOB tied to logic 0).
TFCLK must cycle at a 25 MHz or lower
instantaneous rate. TWRENB, TSOC, TXPRTY, and
FWDATA[7:0] are all sampled on the rising edge of
TFCLK. TCA is updated on the rising edge of
TFCLK.
TWRENB
Input
81
n/a
Transmit FIFO Write Enable (TWRENB). This
active low enable signal is used to initiate writes into
the transmit FIFO. TWRENB is sampled on the
rising edge of TFCLK. When TWRENB is sampled
as a logic 0, the byte sampled on the FWDATA[7:0]
bus is written to the transmit FIFO. When TWRENB
is sampled as a logic 1, no write is performed. A
complete 53 byte cell must be written to the FIFO
before it is inserted into the transmission layer.
Idle/Unassigned cells are inserted when a complete
cell is not available. The TWRENB signal is only
available in the 100-pin PQFP package when
SYFIFOB is tied to logic 0. TWRENB contains an
integral pull-down resistor.
TCELL
Output
46
50
Transmit Cell Indication (TCELL). TCELL pulses
once for every cell transmitted. TCELL is updated
using timing derived from the transmit input clock
(TICLK) and is active for a minimum of 8 TICLK
periods. TCELL is forced to logic 0 when in the
FIFO bypass mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com