ICS83940DI datasheet(7/19 Pages) IDT

7 / 19 page

ICS83940DYI REVISION C May 19, 2016

ICS83940DI Data Sheet

LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER

Table 5B. AC Characteristics, VDD = 3.3V ± 5%, VDDO = 2.5V ± 5%, TA = -40°C to 85°C

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is

mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium

has been reached under these conditions.

NOTE: All parameters measured at 200MHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the output VDDO/2.

NOTE 2: Measured from VDD/2 to VDDO/2.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at VDDO/2.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature and with equal load

conditions. Using the same type of inputs on each device, the outputs are measured at VDDO/2.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 6: Defined as skew between outputs on different devices, across temperature and voltage ranges, and with equal load conditions. Using

the same type of inputs on each device, the outputs are measured at VDDO/2.

Symbol

Parameter

Test Conditions

Minimum

Typical

Maximum

Units

fMAX

Output Frequency

250

MHz

tPLH

Propagation

Delay

PCLK, nPCLK; NOTE 1, 5

 150MHz

1.7

3.2

LVCMOS_CLK; NOTE 2, 5

 150MHz

1.7

3.0

Propagation

Delay

PCLK, nPCLK; NOTE 1, 5

ƒ> 150MHz

1.6

3.4

LVCMOS_CLK; NOTE 2, 5

ƒ> 150MHz

1.8

3.3

tsk(o)

Output Skew;

NOTE 3, 5

PCLK, nPCLK

Measured on the Rising Edge

@ VDDO/2

150

LVCMOS_CLK

150

tsk(pp)

Part-to-Part Skew;

NOTE 6

PCLK, nPCLK

 150MHz

1.5

LVCMOS_CLK

 150MHz

1.3

Part-to-Part Skew;

NOTE 6

PCLK, nPCLK

ƒ> 150MHz

1.8

LVCMOS_CLK

ƒ> 150MHz

1.5

Part-to-Part Skew;

NOTE 4, 5

PCLK, nPCLK

Measured on the Rising Edge

@ VDDO/2

850

LVCMOS_CLK

750

tR / tF

Output Rise/Fall Time

0.5V to 1.8V

0.3

1.2

odc

Output Duty Cycle

ƒ< 134MHz

ICS83940DI bảng dữ liệu(PDF) 7 Page - Integrated Device Technology

ICS83940DI bảng dữ liệu(HTML) 7 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

bảng dữ liệu tải về

Link URL