công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

83918 bảng dữ liệu(PDF) 6 Page - Integrated Device Technology

tên linh kiện 83918
Giải thích chi tiết về linh kiện  Low Skew, 1:18 Crystal-to-LVCMOS/LVTTL Fanout Buffer
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  IDT [Integrated Device Technology]
Trang chủ  http://www.idt.com
Logo IDT - Integrated Device Technology

83918 bảng dữ liệu(HTML) 6 Page - Integrated Device Technology

Back Button 83918 Datasheet HTML 2Page - Integrated Device Technology 83918 Datasheet HTML 3Page - Integrated Device Technology 83918 Datasheet HTML 4Page - Integrated Device Technology 83918 Datasheet HTML 5Page - Integrated Device Technology 83918 Datasheet HTML 6Page - Integrated Device Technology 83918 Datasheet HTML 7Page - Integrated Device Technology 83918 Datasheet HTML 8Page - Integrated Device Technology 83918 Datasheet HTML 9Page - Integrated Device Technology 83918 Datasheet HTML 10Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 19 page
background image
6
©2016 Integrated Device Technology, Inc
Revision B March 17, 2016
83918 Data Sheet
Table 5B. AC Characteristics, VDD = 3.3V±5%,VDDO = 2.5V±5%, TA = -40°C to 85°C
NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is
mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium
has been reached under these conditions.
All parameters measured at fOUT unless noted otherwise.
NOTE 1: Measured from VDD/2 of the input to VDDO/2 of the output.
NOTE 2: Refer to the Phase Noise Plot following this section.
NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at VDDO/2.
NOTE 4: Defined as the skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature
and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at VDDO/2.
NOTE 5: These parameters are guaranteed by characterization. Not tested in production.
NOTE 6: This parameter is defined in accordance with JEDEC Standard 65.
Table 5C. AC Characteristics, VDD = 3.3V±5%,VDDO = 1.8V±0.2V, TA = -40°C to 85°C
NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is
mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium
has been reached under these conditions.
All parameters measured at fOUT unless noted otherwise.
NOTE 1: Measured from VDD/2 of the input to VDDO/2 of the output.
NOTE 2: Refer to the Phase Noise Plot following this section.
NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at VDDO/2.
NOTE 4: Defined as the skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature
and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at VDDO/2.
NOTE 5: These parameters are guaranteed by characterization. Not tested in production.
NOTE 6: This parameter is defined in accordance with JEDEC Standard 65.
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
fOUT
Output Frequency
200
MHz
tpLH
Propagation Delay, Low to High;
NOTE 1
23
ns
tjit(Ø)
RMS Phase Jitter, (Random);
NOTE 2
25MHz,
Integration Range: 1kHz to 1MHz
0.465
ps
tjit
Additive Phase Jitter, RMS; refer
to Additive Phase Jitter Section
155.52MHz,
Integration Range: 12kHz to 20MHz
0.161
ps
tsk(o)
Output Skew; NOTE 3, 6
75
ps
tsk(pp)
Part-to-Part Skew; NOTE 4, 6
1ns
tR / tF
Output Rise/Fall Time; NOTE 5
20% to 80%
300
700
ps
odc
Output Duty Cycle
ƒOUT  150MHz
45
55
%
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
fOUT
Output Frequency
200
MHz
tpLH
Propagation Delay, Low to High;
NOTE 1
1.65
4.3
ns
tjit(Ø)
RMS Phase Jitter, (Random);
NOTE 2
25MHz,
Integration Range: 1kHz to 1MHz
0.595
ps
tjit
Additive Phase Jitter, RMS; refer
to Additive Phase Jitter Section
155.52MHz,
Integration Range: 12kHz to 20MHz
0.228
ps
tsk(o)
Output Skew; NOTE 3, 6
75
ps
tsk(pp)
Part-to-Part Skew; NOTE 4, 6
1ns
tR / tF
Output Rise/Fall Time; NOTE 5
20% to 80%
200
800
ps
odc
Output Duty Cycle
ƒOUT  150MHz
40
60
%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com