PC87373 datasheet(114/174 Pages) NSC

114 / 174 page

8.0 Fan Speed Monitor (Continued)

114

www.national.com

Revision 1.1

8.3.5

Fan Speed Monitor Speed High Register (FMSPRH)

This register contains the high byte (bits 15-8) of the current fan speed value, which is updated once per fan revolution. It is

reset to 00h. FMSPRH register must be read last; see Section 8.3.4 on page 113.

Power Well: VDD3

Location:

Device specific

Type:

8.3.6

Fan Speed Monitor Control and Status Register (FMCSR)

This register contains control and status bits of the Fan Speed Monitor unit. FMCSR is reset to 10h.

Power Well: VDD3

Location:

Device specific

Type:

Varies per bit

Bit

43210

Name

FAN_SPD_HIGH

Reset

00000

Bit

Description

7-0

FAN_SPD_HIGH (Fan Speed Value - High). This ﬁeld contains the high byte of the current fan speed value.

See Section 8.3.4 on page 113 for the description of this ﬁeld.

Bit

76543210

Name

TPPR

Reserved

FILTER_DIS

IRQ_EN

OVFLOW

OVR_THR

SPD_RDY

Reset

00010000

Bit

Type

Description

R/W

TPPR (Tachometer Pulses Per Revolution). This bit selects the number of pulses per fan revolution

generated by the tachometer and thus the division factor of the incoming pulses at the FANTACH pin.

0: Two pulses per revolution: division by 2 (default)

1: One pulse per revolution: no division

To prevent unpredictable results, the value of this bit can only be changed when the corresponding

FANMON_EN bit in FSCMCF1 or FSCMCF2 register is reset to 0 (see Section 3.15.3 on page 68 and Sec-

tion 3.15.4 on page 69).

6-5

–

Reserved.

R/W

FILTER_DIS (Filter Disable). When this bit is set to 1, the digital Low Pass Filter on the FANTACH

input is disabled.

0: Digital Low Pass Filter enabled

1: Digital Low Pass Filter disabled (default)

To prevent unpredictable results, the value of this bit can only be changed when the corresponding

FANMON_EN bit in FSCMCF1 or FSCMCF2 register is reset to 0 (see Section 3.15.3 on page 68 and Sec-

tion 3.15.4 on page 69).

R/W

IRQ_EN (Fan Interrupt Enable). This bit controls the routing of Overﬂow and Over Threshold events to

the FSCM module interrupt.

0: Interrupt disabled (default)

1: Interrupt enabled. An interrupt is asserted when either OVR_THR bit or OVFLOW bit is set to 1.

R/W1C OVFLOW (Overflow). This bit indicates that the number of clock cycles counted during one full

revolution of the fan exceeds 65536 (FFFFh) clocks. This is equivalent to a fan speed slower than

29.3 RPM. At this speed, fan cooling is inefﬁcient; therefore, the fan is considered stopped and an

interrupt (if enabled) is issued. Writing 1 to this bit clears it to 0.

0: No overﬂow occurred since the last time this bit was cleared by writing 1 (default)

1: Counter overﬂow (FFFFh) occurred

PC87373 bảng dữ liệu(PDF) 114 Page - National Semiconductor (TI)

PC87373 bảng dữ liệu(HTML) 114 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL