ST72754 datasheet(67/144 Pages) STMICROELECTRONICS

67 / 144 page

ST72774/ST727754/ST72734

67/144

SYNC PROCESSOR (SYNC) (Cont’d)

4.4.9 Corrector Mode

In this mode, you can perform the following

functions:

– Inhibit pre/post equalization pulses

This removes all pre/post equalization pulses

on the HSYNCO signal.

The inhibition starts on the falling edge of

HSYNCO and lasts for (((HGENR+1)/4)-2)

µs. The decrease of 2µs (one minimum pulse

width) avoids the removal of the next pulse of

HSYNCO.

Procedure:

1. HSYNCO and VSYNCO polarities must be

positive.

2. Measure the low level of HSYNCO.

3. Set the 2FHINH bit in the CFGR register.

– Extend VSYNCO pulse width by several scan

lines

This function can be also used to extend the

video blanking signal.

Procedure:

1. HSYNCO and VSYNCO polarities must be

positive.

2. Set the 2FHINH bit in the CFGR register

only if some pre/post equalizations pulses

are detected. (2FHLAT, 2FHDET flags).

3. The extension will be the number of

HSYNCO periods set in the VGENR

4. Reset the VCORDIS bit in the POLR

– Extend VSYNCO width during all post equaliza-

tion pulses.

This function extends the VSYNCO pulse

width when post equalization pulses are

detected (2FHDET bit in the POLR register

and 2FHLAT bit in the LATR register).

Procedure:

1. HSYNCO and VSYNCO polarities must be

positive.

2. Set the 2FHINH bit in the CFGR register to

remove pre/post equalization pulses.

3. Measure the low level of HSYNCO.

4. Update HGENR =(FFh - (HGENR + 1)) + 4

to add tolerance

5. Write VGENR > 0.

6. Reset the VCORDIS bit in the POLR

7. Set the VEXT bit in the CFGR register.

– Extend VSYNCO pulse width during pre and

post equalization pulses (for test only).

This function allows extending the VSYNCO

pulse width as long as equalization pulses are

detected. (VSYNCO = VSYNCO + 2FHDET).

Procedure:

1. HSYNCO and VSYNCO polarities must be

positive.

2. Set the 2FHINH bit in the CFGR register to

remove pre/post equalization pulses.

3. Measure the low level of HSYNCO.

4. Update HGENR =(FFh - (HGENR + 1)) + 4.

5. Write VGENR > 0.

6. Reset the VCORDIS bit in the POLR register.

7. Set the VEXT bit in the CFGR register.

8. Set the 2FHEN bit in the ENR register.

Notes:

1. When corrector mode is active, the free-running

frequencies generator and analyzer mode must

be disabled.

(HVGEN=0 in ENR register, HACQ=0, VACQ=0

in the CFGR register).

2. If VGENR=0, all VSYNCO correction functions

are disabled except the 2FHEN bit which must

be cleared if VGENR = 0 or VCORDIS = 1.

ST72754 bảng dữ liệu(PDF) 67 Page - STMicroelectronics

ST72754 bảng dữ liệu(HTML) 67 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL