DM9161 datasheet(6/47 Pages) ETC

6 / 47 page

DM9161

10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver

Final

Version: DM9161-DS-F02

May 10,2002

5. Pin Description

I: Input, O: Output, LI: Latch input when power-up/reset, Z: Tri-State output, U: Pulled up

D: Pulled down

5.1 Normal MII Interface, 21 pins

Pin No.

Pin Name

I/O

Description

TXER/TXD [4]

Transmit Error/The Fifth TXD Data Bit

In 100Mbps mode, when the signal indicates active high and TXEN is

active, the HALT symbol substitutes the actual data nibble. In 10Mbps, the

input is ignored

In bypass mode (bypass BP4B5B), TXER becomes the TXD [4] pin, the

fifth TXD data bit of the 5B symbol

20,19,18,17

TXD [0:3]

Transmit Data

4-bit nibble data inputs (synchronous to the TXCLK) when in 10/100Mbps

nibble mode.

In 10Mbps GPSI (7-Wired) mode, the TXD [0] pin is used as the serial data

input pin, and TXD [1:3] are ignored.

TXEN

Transmit Enable

Active high indicates the presence of valid nibble data on the TXD [0:3] for

both 100Mbps and 10Mbps nibble modes.

In 10Mbps GPSI (7-Wired) mode, active high indicates the presence of

valid 10Mbps data on TXD [0].

TXCLK/

ISOLATE

(D)

Transmit Clock

The transmitting clock provides the timing reference for the transfer of the

TXEN, TXD, and TXER. TXCLK is provided by the PHY

25MHz in 100Mbps nibble mode, 2.5MHz in 10Mbps nibble mode, 10MHz

in 10Mbps GPSI (7-Wired) mode

ISOLATE Setting:

0: Reg 0.10 will be initialized to “0”.

1: Reg 0.10 will be initialized to “1”.

MDC

Management Data Clock

Synchronous clock for the MDIO management data. This clock is provided

by management entity, and it is up to 2.5MHz

MDIO

I/O Management Data I/O

Bi-directional management data which may be provided by the station

management entity or the PHY

29,28,27,26

RXD[0:3]

/PHYAD[0:3]

(D)

Receive Data Output

4-bit nibble data outputs (synchronous to RXCLK) when in 10/100Mbps

MII mode

In 10Mbps GPSI (7-Wired) mode, the RXD [0] pin is used as the serial

data output pin, and the RXD [1:3] are ignored

PHY address [0:3] (power up reset latch input)

PHY address sensing input pins

MDINTR#

Status Interrupt Output:

Asserted low whenever there is a status change (link, speed, duplex)

The MDINTR# pin has a high impedance output, a 2.2KΩ pulled high

resistor is needed

DM9161 bảng dữ liệu(PDF) 6 Page - List of Unclassifed Manufacturers

DM9161 bảng dữ liệu(HTML) 6 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

bảng dữ liệu tải về

Link URL