CS61535A datasheet(33/48 Pages) CIRRUS

33 / 48 page

locked VT operation, Table A1 shows potential

sub-multiple data rates, and the impact on those

rates on the maximum gap in the output clock of

the FIFO, and depth of FIFO required. FIFO

depth will have to be increased for floating VT

operation, with 8 bits of FIFO depth being added

for each pointer alignment change that can occur.

The objective that should be met in picking a

FIFO depth and clock divider is keep the maxi-

mum gap on the output of the FIFO at 12 bits or

less. Twelve bits is the maximum jitter which can

be input to the CS61535A’s jitter attenuator with-

out causing the overflow/undeflow protection

circuit to operate. The CS61535A then removes

the remaining jitter from the signal.

The receive path also requires a bit mapping

(from 193 or 256 bits to 6480 bits). This mapping

requires an input buffer with the same depth as

use on the transmit path. This buffer also absorbs

the output jitter generated by the CS61535A’s

digital clock recovery.

Transformers

Recommended transmitter and receiver trans-

former specifications for the CS61535A are

shown in Table A2. The transformers in Table A3

have been tested and recommended for use with

the CS61535A. Refer to the "Telecom Trans-

former Selection Guide" for detailed schematics

which show how to connect the line interface IC

with a particular transformer.

In applications with the CS61535A where it is ad-

vantageous to use a single transmitter transformer

for both 75

Ω and 120Ω E1 applications, a 1:1.26

transforer may be used. Although transmitter re-

turn loss will be reduced for 75

Ω applications, the

pulse amplitude will be correct across a 75

Ω

load.

Target Rate

(MHz)

Clock

Divider

Resultant

Rate (MHz)

Maximum Gap

FIFO Depth

Required

(

µs)

bits

1.544

1.620

6.2

1.544

1.571

3.9

2.048

2.074

3.4

Table A1. Locked VT FIFO Analysis

Parameter

CS61535A Receiver

CS61535A Transmitter

Turns Ratio

1:2 CT

± 5%

1:1

± 1.5 % for 75 Ω E1

1:1.15

± 5 % for 100 Ω T1

1:1.26

± 1.5 % for 120 Ω E1

Primary Inductance

600

µH min. @ 772 kHz

1.5 mH min. @ 772 kHz

Primary Leakage Inductance

1.3

µH max. @ 772 kHz

0.3

µH max. @ 772 kHz

Secondary Leakage Inductance

0.4

µH max. @ 772 kHz

0.4

µH max. @ 772 kHz

Interwinding Capacitance

23 pF max.

18 pF max.

ET-constant

16 V-

µs min. for T1

12 V-

µs min. for E1

16 V-

µs min. for T1

12 V-

µs min. for E1

Table A2. Transformer Specifications

CS61535A

DS40F2

CS61535A bảng dữ liệu(PDF) 33 Page - Cirrus Logic

CS61535A bảng dữ liệu(HTML) 33 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

bảng dữ liệu tải về

Link URL