| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
CS8405 bảng dữ liệu(PDF) 8 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS8405 bảng dữ liệu(HTML) 8 Page - Cirrus Logic |
|
8 / 36 page ![]() CS8405A 8 DS469PP4 SWITCHING CHARACTERISTICS - CONTROL PORT - Two-Wire MODE (Note 13, TA = 25 °C for suffixes ‘CS’ &’CZ’, TA = -40 to 85°C for ‘IS’ & ‘IZ’ ; VD+ = VL+ = 5V ±10%, Inputs: Logic 0 = 0V, Logic 1 = VL+; CL = 20pF) Notes: 13. Two-Wire Mode is compatible with the I2C® protocol and is supported only at 5V mode. 14. Data must be held for sufficient time to bridge the 300 ns transition time of SCL. Parameter Symbol Min Typ Max Units SCL Clock Frequency fscl - - 100 kHz Bus Free Time Between Transmissions tbuf 4.7 - - µs Start Condition Hold Time (prior to first clock pulse) thdst 4.0 - - µs Clock Low Time tlow 4.7 - - µs Clock High Time thigh 4.0 - - µs Setup Time for Repeated Start Condition tsust 4.7 - - µs SDA Hold Time from SCL Falling (Note 14) thdd 0- - µs SDA Setup Time to SCL Rising tsud 250 - - ns Rise Time of Both SDA and SCL Lines tr - - 25 ns Fall Time of Both SDA and SCL Lines tf - - 25 ns Setup Time for Stop Condition tsusp 4.7 - - µs t buf t hdst t hdst t low t r t f t hdd t high t sud t sust t susp Stop Start Start Stop Repeated SDA SCL Figure 4. Two-Wire Mode timing |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |