công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

CS8405A bảng dữ liệu(PDF) 13 Page - Cirrus Logic

tên linh kiện CS8405A
Giải thích chi tiết về linh kiện  96 KHZ DIGITAL AUDIO INTERFACE TRANSMITTER
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  CIRRUS [Cirrus Logic]
Trang chủ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8405A bảng dữ liệu(HTML) 13 Page - Cirrus Logic

Back Button CS8405A Datasheet HTML 9Page - Cirrus Logic CS8405A Datasheet HTML 10Page - Cirrus Logic CS8405A Datasheet HTML 11Page - Cirrus Logic CS8405A Datasheet HTML 12Page - Cirrus Logic CS8405A Datasheet HTML 13Page - Cirrus Logic CS8405A Datasheet HTML 14Page - Cirrus Logic CS8405A Datasheet HTML 15Page - Cirrus Logic CS8405A Datasheet HTML 16Page - Cirrus Logic CS8405A Datasheet HTML 17Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 36 page
background image
CS8405A
DS469PP4
13
mode operation. The CS8405A is set to mono
mode by the MMT control bit.
In mono mode, the input port will run at the audio
sample rate (Fs), while the AES3 transmitter frame
rate will be at Fs/2. Consecutive left or right chan-
nel serial audio data samples may be selected for
transmission on the A and B sub-frames, and the
channel status block transmitted is also selectable.
Using mono mode is only necessary if the incom-
ing audio sample rate is already at 96 kHz and con-
tains both left and right audio data words. The
“mono mode” AES3 output stream may also be
achieved by keeping the CS8405A in normal stereo
mode, and placing consecutive audio samples in
the left and right positions in an incoming 48 kHz
word rate data stream.
VCU[0]
VCU[1]
VCU[2]
VCU[3]
VCU[4]
TCBL
In or Out
VLRCK
VCU
Input
Data [4]
Data [5]
Data [6]
Data [7]
Data [8]
SDIN
Input
Data [0]
Data [1]
Data [2]
Data [3]
Data [4]
TXP(N)
Output
Z
Y
X
Y
X
AES3 Transmitter in Stereo mode
U[0]
U[2]
TCBL
In or Out
VLRCK
U
Input
Data [4]
Data [5]
Data [6]
Data [7]
Data [8]
SDIN
Input
Data [0]*
Data [2]*
Data [4]*
TXP(N)
Output
Z
Y
X
* Assume MMTLR = 0
Tsetup => 7.5% AES3 frame time
Thold = 0
Tsetup
Thold
Data [1]*
Data [3]*
Data [5]*
TXP(N)
Output
ZY
X
AES3 Transmitter in Mono mode
* Assume MMTLR = 1
Tsetup => 15% AES3 frame time
Thold = 0
VLRCK is a virtual word clock, which may not exist, and is used to illustrate the CUV timing.
VLRCK duty cycle is 50%.
In stereo mode, VLRCK frequency = AES3 frame rate. In mono mode, ALRCK frequency = 2xAES3 frame rate.
If the serial audio input port is on slave mode and TCBL is an output, then VLRCK=ILRCK if SILRPOL=0 and
VLRCK= ILRCK
if SILRPOL =1.
If the serial audio input port is in master mode and TCBL is an input, then VLRCK=ILRCK if SILRPOL=0 and
VLRCK= ILRCK
if SILRPOL =1.
Tth
Tth > 3OMCK if TCBL is Input
Tth > 3OMCK if TCBL is Input
Tth
Figure 7. AES3 Transmitter Timing for C, U, and V Pin Input Data



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com