TMS320C6411GLZ datasheet(30/119 Pages) TI

30 / 119 page

TMS320C6411

FIXEDPOINT DIGITAL SIGNAL PROCESSOR

SPRS196H − MARCH 2002 − REVISED JULY 2004

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251−1443

signal groups description (continued)

†

HHWIL/PTRDY

HCNTL0/PSTOP

HCNTL1/PDEVSEL

Data

Half-Word

Select

Control

HPI†

(Host-Port Interface)

HD[31:0]/AD[31:0]

HAS/PPAR

HR/W/PCBE2

HCS/PPERR

HDS1/PSERR

HDS2/PCBE1

HRDY/PIRDY

HINT/PFRAME

(HPI16 ONLY)

These HPI pins are muxed with the PCI peripheral. By default, these signals function as HPI. For more details on these muxed pins,

see the Device Configurations section of this data sheet.

HD[31:0]/AD[31:0]

HR/W/PCBE2

HDS2/PCBE1

PCBE0

GP12/PGNT

GP11/PREQ

GP14/PCLK

HINT/PFRAME

GP13/PINTA

Data/Address

Arbitration

Clock

Control

PCI Interface‡

HAS/PPAR

GP15/PRST

HRDY/PIRDY

HCNTL0/PSTOP

HHWIL/PTRDY

GP10/PCBE3

GP9/PIDSEL

HCNTL1/PDEVSEL

HDS1/PSERR

Error

Command

Byte Enable

Serial

EEPROM

XSP_DO

XSP_CS

XSP_CLK

XSP_DI

HCS/PPERR

These PCI pins (excluding PCBE0 , XSP_DO, XSP_CLK, XSP_DI, and XSP_CS) are muxed with the HPI or GPIO peripherals. By

default, these signals function as HPI and no function, respectively. For more details on these muxed pins, see the Device

Configurations section of this data sheet.

‡

Figure 4. Peripheral Signals (Continued)

TMS320C6411GLZ bảng dữ liệu(PDF) 30 Page - Texas Instruments

TMS320C6411GLZ bảng dữ liệu(HTML) 30 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL