ADT7476AARQZ-R datasheet(23/69 Pages) ONSEMI

23 / 69 page

ADT7476A

www.onsemi.com

Note that:

• The SMBALERT output remains low for the entire

duration that a reading is out-of-limit and until the

status register has been read. This has implications on

how software handles the interrupt.

• THERM overtemperature events are not sticky. They

reset immediately after the overtemperature condition

ceases.

Handling SMBALERT Interrupts

To prevent the system from being tied up servicing

interrupts, it is recommend to handle the SMBALERT

interrupt as follows:

1. Detect the SMBALERT assertion.

2. Enter the interrupt handler.

3. Read the status registers to identify the interrupt

source.

4. Mask the interrupt source by setting the

appropriate mask bit in the interrupt mask registers

(0x74 and 0x75).

5. Take the appropriate action for a given interrupt

source.

6. Exit the interrupt handler.

7. Periodically poll the status registers. If the

interrupt status bit has cleared, reset the

corresponding interrupt mask bit to 0. This causes

the SMBALERT output and status bits to behave

as shown in Figure 30.

Figure 30. How Masking the Interrupt Source Affects

SMBALERT Output

HIGH LIMIT

TEMPERATURE

“STICKY”

STATUS BIT

SMBALERT

CLEARED ON READ

(TEMP BELOW LIMIT)

TEMP BACK IN LIMIT

(STATUS BIT STAYS SET)

INTERRUPT

MASK BIT SET

INTERRUPT MASK BIT

CLEARED

(SMBALERT RE-ARMED)

Masking Interrupt Sources

Interrupt Mask Register 1 (0x74) and Interrupt Mask

masked to prevent SMBALERT interrupts.

NOTE: Masking an interrupt source prevents only the SMBALERT

output from being asserted; the appropriate status bit is set

normally.

ADT7476AARQZ-R bảng dữ liệu(PDF) 23 Page - ON Semiconductor

ADT7476AARQZ-R bảng dữ liệu(HTML) 23 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

bảng dữ liệu tải về

Link URL