TUSB320 datasheet(17/35 Pages) TI1

17 / 35 page

TUSB320, TUSB320I

www.ti.com

SLLSEN9C – MAY 2015 – REVISED SEPTEMBER 2016

Product Folder Links: TUSB320 TUSB320I

Submit Documentation Feedback

Table 7. CSR Registers Bit Address and Description (continued)

ADDRESS

BIT(S)

BIT NAME

DESCRIPTION

ACCESS

0x0A

7:6

DEBOUNCE

The

nominal

amount

time

the

TUSB320

device

debounces the voltages on the CC pins.

00 – 133ms (default)

01 – 116ms

10 – 151ms

11 – 168ms

5:4

MODE_SELECT

This register can be written to set the TUSB320 device

mode operation. The ADDR pin must be set to I2C mode. If

the default is maintained, the TUSB320 device operates

according to the PORT pin levels and modes. The

MODE_SELECT

can

only

changed

when

the

unattached state.

00 – Maintain mode according to PORT pin selection

(default)

01 – UFP mode (unattached.SNK)

10 – DFP mode(unattached.SRC)

11 – DRP mode(start from unattached.SNK)

I2C_SOFT_RESET

This resets the digital logic. The bit is self-clearing. A write

of 1 starts the reset. The following registers maybe affected

after setting this bit:

CURRENT_MODE_DETECT

ACTIVE_CABLE_DETECTION

ACCESSORY_CONNECTED

ATTACHED_STATE

CABLE_DIR

RSU

2:1

Reserved

0x45

7:3

Reserved

DISABLE_RD_RP

When this field is set, Rd and Rp are disabled.

0 – Normal operation (default)

1 – Disable Rd and Rp

1:0

Reserved. For TI internal use only. Do not change default

value.

TUSB320 bảng dữ liệu(PDF) 17 Page - Texas Instruments

TUSB320 bảng dữ liệu(HTML) 17 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

bảng dữ liệu tải về

Link URL