EMC1001_15 datasheet(6/24 Pages) MICROCHIP

6 / 24 page

EMC1001

DS20005411A-page 6

 2015 Microchip Technology Inc.

3.0

SYSTEM MANAGEMENT BUS

INTERFACE PROTOCOL

host

controller,

such

I/O

controller,

communicates with the EMC1001 via the two-wire

serial interface named SMBus. The SMBus interface is

used to read and write registers in the EMC1001, which

is a slave-only device. A detailed timing diagram is

shown in Figure 3-1.

FIGURE 3-1:

System Management Bus Timing Diagram.

The EMC1001 implements a subset of the SMBus

specification and supports Write Byte, Read Byte,

Send Byte, Receive Byte and Alert Response Address

protocols, as shown in the following sections.

All protocols in these sections use the convention in

Table 3-1.

3.1

SMBus Write Byte

The Write Byte is used to write one byte of data to a

specific register as shown in Table 3-2.

3.2

SMBus Read Byte

The Read Byte protocol is used to read one byte of data

from the registers as shown in Table 3-3.

SMDATA

SMCLK

BUF

S - Start Condition

P - Stop Condition

THIGH

TLOW

HD:STA

SU:STO

HD:STA

HD:DAT

SU:DAT

SU:STA

FALL

RISE

TABLE 3-1:

PROTOCOL FORMAT

Data Sent to Device

Data Sent to the Host

Data sent

TABLE 3-2:

WRITE BYTE PROTOCOL

START

Slave

Address

ACK

Command

ACK

Data

ACK

STOP

1811

TABLE 3-3:

READ BYTE PROTOCOL

START

Slave

Address

ACK

Command

ACK

START

Slave

Address

ACK

Data

NACK

STOP

EMC1001 bảng dữ liệu(PDF) 6 Page - Microchip Technology

EMC1001 bảng dữ liệu(HTML) 6 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

bảng dữ liệu tải về

Link URL