công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

M45PE80-VMF6TP bảng dữ liệu(PDF) 20 Page - STMicroelectronics

tên linh kiện M45PE80-VMF6TP
Giải thích chi tiết về linh kiện  8 Mbit, Low Voltage, Page-Erasable Serial Flash Memory With Byte-Alterability and a 25 MHz SPI Bus Interface
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M45PE80-VMF6TP bảng dữ liệu(HTML) 20 Page - STMicroelectronics

Back Button M45PE80-VMF6TP Datasheet HTML 16Page - STMicroelectronics M45PE80-VMF6TP Datasheet HTML 17Page - STMicroelectronics M45PE80-VMF6TP Datasheet HTML 18Page - STMicroelectronics M45PE80-VMF6TP Datasheet HTML 19Page - STMicroelectronics M45PE80-VMF6TP Datasheet HTML 20Page - STMicroelectronics M45PE80-VMF6TP Datasheet HTML 21Page - STMicroelectronics M45PE80-VMF6TP Datasheet HTML 22Page - STMicroelectronics M45PE80-VMF6TP Datasheet HTML 23Page - STMicroelectronics M45PE80-VMF6TP Datasheet HTML 24Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 36 page
background image
M45PE80
20/36
Page Erase (PE)
The Page Erase (PE) instruction sets to 1 (FFh) all
bits inside the chosen page. Before it can be ac-
cepted, a Write Enable (WREN) instruction must
previously have been executed. After the Write
Enable (WREN) instruction has been decoded,
the device sets the Write Enable Latch (WEL).
The Page Erase (PE) instruction is entered by
driving Chip Select (S) Low, followed by the in-
struction code, and three address bytes on Serial
Data Input (D). Any address inside the Page is a
valid address for the Page Erase (PE) instruction.
Chip Select (S) must be driven Low for the entire
duration of the sequence.
The instruction sequence is shown in Figure 16..
Chip Select (S) must be driven High after the
eighth bit of the last address byte has been latched
in, otherwise the Page Erase (PE) instruction is
not executed. As soon as Chip Select (S) is driven
High, the self-timed Page Erase cycle (whose du-
ration is tPE) is initiated. While the Page Erase cy-
cle is in progress, the Status Register may be read
to check the value of the Write In Progress (WIP)
bit. The Write In Progress (WIP) bit is 1 during the
self-timed Page Erase cycle, and is 0 when it is
completed. At some unspecified time before the
cycle is complete, the Write Enable Latch (WEL)
bit is reset.
A Page Erase (PE) instruction applied to a page
that is Hardware Protected is not executed.
Any Page Erase (PE) instruction, while an Erase,
Program or Write cycle is in progress, is rejected
without having any effects on the cycle that is in
progress.
Figure 16. Page Erase (PE) Instruction Sequence
Note: Address bits A23 to A20 are Don’t Care.
24 Bit Address
C
D
AI04046
S
2
1
3456789
29 30 31
Instruction
0
23 22
2
0
1
MSB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com