AD8369 datasheet(4/24 Pages) AD

4 / 24 page

REV. 0

–4–

AD8369

Parameter

Conditions

Min

Typ

Max

Unit

Frequency = 380 MHz

Voltage Gain

38.5

Gain Flatness

Within

±20 MHz of 380 MHz

±0.15

Noise Figure

7.8

Output IP3

f1 = 379.55 MHz, f2 = 380.45 MHz

+8.5

dBV rms

+8.5

dBm

IMD3

f1 = 379.55 MHz, f2 = 380.45 MHz,

VOPHI – VOPLO = 1 V p-p composite

–47

dBc

Harmonic Distortion

Second-Order, VOPHI – VOPLO = 1 V p-p

–45

dBc

Third-Order, VOPHI – VOPLO = 1 V p-p

–49

dBc

P1dB

For

±1 dB deviation from linear gain

+0.5

dBV rms

+0.5

dBm

Specifications subject to change without notice.

SPECIFICATIONS (Continued)

TIMING SPECIFICATIONS

SERIAL PROGRAMMING TIMING REQUIREMENTS

(VS = 5 V, T = 25

∞C)

Parameter

Typ

Unit

Minimum Clock Pulsewidth (TPW)10

Minimum Clock Period (TCK)20

Minimum Setup Time Data vs. Clock (TDS)2

Minimum Setup Time Data Enable vs. Clock (TES)2

Minimum Hold Time Clock vs. Data Enable (TEH)2

Minimum Hold Time Data vs. Clock (TDH)4

TCK

TPW

TEH

TES

CLOCK

DISABLED

CLOCK

DISABLED

CLOCK

ENABLED

DATA IS LATCHED ON LOW-TO-HIGH TRANSITION OF DENB

(NOT TO SCALE)

TDH

TDS

MSB

MSB–1

MSB–2

LSB

CLOCK

(BIT 1)

DATA

(BIT 0)

DATA

ENABLE

(DENB)

Serial Programming Timing

PARALLEL PROGRAMMING TIMING REQUIREMENTS

(VS = 5 V, T = 25

∞C)

Parameter

Typ

Unit

Minimum Setup Time Data Enable vs. Data (TES)2

Minimum Hold Time Data Enable vs. Data (TEH)2

Minimum Data Enable Width (TPW)4

MSB

(BIT3)

DATA IS LATCHED ON HIGH-TO-LOW

TRANSITION OF DENB

DENB

TES

TEH

TPW

LSB

(BIT0)

MSB–2

(BIT1)

MSB–1

(BIT2)

(NOT TO SCALE)

Parallel Programming Timing

AD8369 bảng dữ liệu(PDF) 4 Page - Analog Devices

AD8369 bảng dữ liệu(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

bảng dữ liệu tải về

Link URL