ICS853006 datasheet(11/16 Pages) ICST

11 / 16 page

853006AG

www.icst.com/products/hiperclocks.html

REV. A AUGUST 18, 2004

Integrated

Circuit

Systems, Inc.

ICS853006

LOW SKEW, 1-TO-6

DIFFERENTIAL-TO-2.5V/3.3V LVPECL/ECL FANOUT BUFFER

FIGURE 5. ICS853006 LVPECL CLOCK OUTPUT BUFFER SCHEMATIC EXAMPLE

SCHEMATIC EXAMPLE

Figure 5 shows a schematic example of ICS853006. The

ICS853006 input can accept various types of differential input

signal. In this example, the inputs are driven by an LVPECL driv-

ers. For the ICS853006 LVPECL output driver, an example of

LVPECL driver termination approach is shown in this schematic.

Zo = 50

R10

3.3V

Zo = 50

R11

Zo = 50

C5 (Optional)

0.1u

(U1, 20)

3.3V

3.3V LVPECL

0.1u

C6 (Optional)

0.1u

3.3V

(U1, 13)

(U1, 1)

0.1u

Zo = 50

(U1, 8)

Zo = 50

C7(Optional)

0.1u

ICS853006

VCC

nQ0

nQ1

nQ2

VCC

PCLK

nPCLK

VBB

VEE

VCC

nQ3

nQ4

VCC

nQ5

Additional LVPECL driver termination approaches are shown in

the LVPECL Termination Application Note. It is recommended

at least one decoupling capacitor per power pin. The decoupling

capacitors should be physically located near the power pins.

For ICS853006, the unused output can be left floating.

ICS853006 bảng dữ liệu(PDF) 11 Page - Integrated Circuit Systems

ICS853006 bảng dữ liệu(HTML) 11 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

bảng dữ liệu tải về

Link URL