DS89C430 datasheet(40/48 Pages) DALLAS

40 / 48 page

DS89C430/DS89C440/DS89C450 Ultra-High-Speed Flash Microcontrollers

40 of 48

Watchdog Timer

The watchdog timer functions as the source of both the watchdog interrupt and the watchdog reset. When the clock

divider is set to 10b, the interrupt timeout has a default divide ratio of 2

17 of the crystal oscillator clock, with the

watchdog reset set to time out 512 system clock cycles later. This results in a 33MHz crystal oscillator producing

an interrupt timeout every 3.9718ms, followed 15.5µs later by a watchdog reset. The watchdog timer is reset to the

default divide ratio following any reset. Using the WD0 and WD1 bits in the clock control (CKCON.6 and 7) register,

other divide ratios can be selected for longer watchdog interrupt periods. Table 13 summarizes the watchdog bits

settings and the timeout values. Note: All watchdog timer reset timeouts follow the programmed interrupt timeouts

by 512 system clock cycles, which equates to varying numbers of oscillator cycles depending on the clock divide

(CD1:0) and crystal multiplier settings.

Table 13. Watchdog Timeout Value (In Number of Oscillator Clocks)

WATCHDOG INTERRUPT TIMEOUT

WATCHDOG RESET TIMEOUT

4X/

2X CD1:0

WD1:0 = 00 WD1:0 = 01 WD1:0 = 10 WD1:0 = 11

WD1:0 = 00

WD1:0 = 01

WD1:0 = 10

WD1:0 = 11

15 + 128

18 + 128

21 + 128

24 + 128

16 + 256

19 + 256

22 + 256

25 + 256

17 + 512

20 + 512

23 + 512

26 + 512

17 + 512

20 + 512

23 + 512

26 + 512

27 + 524,288

30 + 524,288

33 + 524,288

36 + 524,288

A watchdog control (WDCON) SFR is used for programming the functions. EWT (WDCON.1) is the enable for the

watchdog timer-reset function and RWT (WDCON.0) is the bit used to restart the watchdog timer. Setting the RWT

bit restarts the timer for another full interval. If the watchdog timer-reset function is masked by the EWT bit and no

resets are issued to the timer through the RWT bit, the watchdog timer generates interrupt timeouts at a rate

determined by the programmed divide ratio. WDIF (WDCON.3) is the interrupt flag set at timer termination and

WTRF (WDCON.2) is the reset flag set following a watchdog reset timeout. Setting the EWDI bit (EIE.4) enables

the watchdog interrupt. The watchdog timer reset and interrupt timeouts are measured by counting system clock

cycles.

An independent watchdog timer functions as the crystal startup counter to count 65,536 crystal clock cycles before

allowing the crystal oscillator to function as the system clock. This warmup time is verified by the watchdog timer

following each power-up as well as each time the crystal is restarted following a stop mode. The watchdog is also

used to establish a startup time whenever the CTM in the PMR register is set to enable the crystal multiplier

(4X/

2X).

One of the watchdog timer applications is for the watchdog to wake up the system from idle mode. The watchdog

interrupt can be programmed to allow a system to wake up periodically to sample the external world.

Internal System Reset

A software reset can be initiated by writing a system reset command to the flash control SFR. The reset state is

maintained for approximately 90 external clock cycles. During this time, the RST pin is driven to a logic high. Once

the reset is removed, the RST pin is driven low, and operation begins from address 0000h.

DS89C430 bảng dữ liệu(PDF) 40 Page - Dallas Semiconductor

DS89C430 bảng dữ liệu(HTML) 40 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

bảng dữ liệu tải về

Link URL