T89C51CC02CA-RATIM datasheet(98/154 Pages) ATMEL

tên linh kiện	T89C51CC02CA-RATIM

Giải thích chi tiết về linh kiện	Enhanced 8-bit Microcontroller with CAN Controller and Flash

PDF	154 Pages

Scroll/Zoom	100%

nhà sản xuất	ATMEL [ATMEL Corporation]

Trang chủ	http://www.atmel.com

Logo

98 / 154 page

T89C51CC02

4126H–CAN–01/05

Table 63. CANIE Register

CANIE (S:C3h) – CAN Enable Interrupt message object Registers 2

Reset Value = xxxx 0000b

Table 64. CANBT1 Register

CANBT1 (S:B4h) – CAN bit Timing Registers 1

Note:

1. The CAN controller bit timing registers must be accessed only if the CAN controller is

disabled with the ENA bit of the CANGCON register set to 0.

See Figure 41.

No default value after reset.

765

43210

----

IECH 3

IECH 2

IECH 1

IECH 0

Bit Number

Bit Mnemonic

Description

7 - 4

Reserved

The values read from these bits are indeterminate. Do not set these

bits.

3 - 0

IECH3:0

Enable Interrupt by Message Object

0 - disable IT.

1 - enable IT.

IECH3:0 = 0b 0000 1100 -> Enable IT’s of message objects 3 & 2.

765

43210

BRP 5

BRP 4

BRP 3

BRP 2

BRP 1

BRP 0

Bit Number

Bit Mnemonic

Description

Reserved

The value read from this bit is indeterminate. Do not set this bit.

6 - 1

BRP5:0

Baud Rate Prescaler

The period of the CAN controller system clock Tscl is

programmable and determines the individual bit timing.(1)

Reserved

The value read from this bit is indeterminate. Do not set this bit.

Tscl =

BRP[5..0] + 1

CAN

T89C51CC02CA-RATIM bảng dữ liệu(PDF) 98 Page - ATMEL Corporation

T89C51CC02CA-RATIM bảng dữ liệu(HTML) 98 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL