LP5551

www.ti.com

SNVS417B – DECEMBER 2006 – REVISED APRIL 2013

LDO1 (PLL/Fixed Voltage) Characteristics

apply for TJ = 25°C. Limits appearing in boldface type apply over the entire junction temperature range for operation, -40 to

+125°C

(1) (2) (3)

Symbol

Parameter

Conditions

Min

Typ

Max

Units

Output Voltage

-3.5%

1.2

3.1%

V

2.7 V

Programmable Output Voltage

0.7

1.2

2.2

V

Programming Resolution = 100 mV

Range

Rated Output Current

2.7 V

0

100

mA

Output Current Limit

347

Quiescent Current

(4)

35

µA

2.7 V

Line Regulation

-0.083

0.316

%/V

Load Regulation

-0.013

0.013

%/mA

1 mA

3.6 V

Line Transient Regulation

27

mV

TRISE,FALL = 10 µs

Load Transient Regulation

10 mA

86

mV

eN

Output Noise Voltage

10 Hz

0.103

mVRMS

PSRR

56

dB

Power Supply Ripple Rejection

Ratio

36

dB

0 mA

1

2.2

20

µF

Output CapacitanceOutput

Capacitor ESR

5

500

m

Ω

Start-Up Time from Shut-down

54

µs

(1)

All voltages are with respect to the potential at the GND pin.

(2)

All limits are ensured by design, test and/or statistical analysis. All electrical characteristics having room-temperature limits are tested

during production with TJ = 25C. All hot and cold limits are ensured by correlating the electrical characteristics to process and

temperature variations and applying statistical process control.

(3)

Capacitors: Low-ESR Surface-Mount Ceramic Capacitors are (MLCCs) used in setting electrical characteristics

(4)

Quiescent current for LDO1, LDO2, LDO3, and LDO4 do not include shared functional blocks such as the bandgap reference.

Copyright © 2006–2013, Texas Instruments Incorporated

Submit Documentation Feedback

7

Product Folder Links: LP5551