| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TAS5100IDAP bảng dữ liệu(PDF) 13 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TAS5100IDAP bảng dữ liệu(HTML) 13 Page - Texas Instruments |
|
13 / 16 page ![]() TAS5100 SLLS419B − MARCH 2001 − REVISED NOVEMBER 2001 13 www.ti.com electrical characteristics, voltage regulator, TA = 25°C (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Output voltage (LDROUTA, LDROUTB) IO = 5 mA, PVDDA2 = PVDDB2 = 18 V to 27 V, See Note 6, DVDD = 3.3 V 14.5 15.3 16 V NOTE 5: These voltage regulators are for internal gate drive circuits only and are not to be used under any circumstances to supply current to external circuity. THERMAL INFORMATION The thermally enhanced DAP package is based on the 32-pin HTSSOP, but includes a thermal pad (see Figure 4) to provide an effective thermal contact between the IC and the PWB. Traditionally, surface mount and power have been mutually exclusive terms. A variety of scaled-down TO-220 type packages have leads formed as gull wings to make them applicable for surface-mount applications. These packages, however, have two shortcomings: they do not address the very low profile requirements (<2 mm) of many of today’s advanced systems, and they do not offer a terminal-count high enough to accommodate increasing integration. On the other hand, traditional low-power surface-mount packages require power-dissipation derating that severely limits the usable range of many high-performance analog circuits. The PowerPAD package (thermally enhanced HTSSOP) combines fine-pitch surface-mount technology with thermal performance comparable to much larger power packages. The PowerPAD package is designed to optimize the heat transfer to the PWB. Because of the very small size and limited mass of a HTSSOP package, thermal enhancement is achieved by improving the thermal conduction paths that remove heat from the component. The thermal pad is formed using a patented lead-frame design and manufacturing technique to provide a direct connection to the heat-generating IC. When this pad is soldered or otherwise thermally coupled to an external heat dissipater, high power dissipation in the ultrathin, fine-pitch, surface-mount package can be reliably achieved. See dissipation derating table. DIE DIE Thermal Pad Side View (a) End View (b) Bottom View (c) Figure 4. Views of Thermally Enhanced DAP Package |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |