SN75DP119

SLLSE12A – NOVEMBER 2009 – REVISED JULY 2014

www.ti.com

Pin Functions, RHH Package

PIN

DESCRIPTION

NAME

NUMBER

I/O

MAIN LINK INPUT PINS

IN0p

2

DisplayPort Main Link Channel 0 Differential Input

IN0n

3

IN1p

5

DisplayPort Main Link Channel 1 Differential Input

IN1n

6

MAIN LINK OUTPUT PINS

OUT0p

26

DisplayPort Main Link Channel 0 Differential Output

OUT0n

25

OUT1p

23

DisplayPort Main Link Channel 1 Differential Output

OUT1n

22

CONTROL PINS

Enable. This input is a 3-level input. If the input is left open, the internal input biasing pulls the input level to

VCC/2. The input can also be pulled high or low externally. This allows to configure the device for 1-channel

mode, 2-channel mode or power down mode.

3-level Input

EN

14

[CMOS]

EN = HIGH: Device in Normal Mode, both outputs OUT1 and OUT2 are enabled;

EN = LOW: Device in Power Down mode. All outputs are high-impedance; Inputs are ignored

Configures the output pre-emphasis level. This input is a 3-level input. If the input is left open, the internal

3-level Input

PRECTL

33

input biasing pulls the input level to VCC/2. The input can also be pulled high or low externally. This allows to

[CMOS]

configure the pre-emphasis for 3 different levels. See Table 1 for configuration details.

Configures the output amplitude VOD level. This input is a 3-level input. If the input is left open, the internal

3-level Input

VOD_CTL

31

input biasing pulls the input level to VCC/2. The input can also be pulled high or low externally. This allows to

[CMOS]

configure 3 different output swing amplitudes. See Table 1 for configuration details.

Configures the EQ input setting for both differential inputs. This input is a 3-level input. If the input is left

open, the internal input biasing pulls the input level to VCC/2. The input can also be pulled high or low

externally. This allows to configure the pre-emphasis for 3 different levels.

3-level Input

EQ_CTL

15

[CMOS]

EQ_CTL = LOW: 0dB (EQ turned off)

EQ_CTL = VCC/2 (input left floating): 3dB fixed

EQ EQ_CTL = HIGH (input tied to VCC): 6dB fixed EQ

SUPPLY AND GROUND PINS

VCC

4, 24

pwr

3.3V Supply

GND

1, 7, 21, 32

pwr

Ground

thermal pad

NC

8-13,16-20,

Not Connected

27-30, 34-36

Note: (H) Logic High: (L) Logic Low

4

Submit Documentation Feedback

Copyright © 2009–2014, Texas Instruments Incorporated

Product Folder Links: SN75DP119