AD7939BCP datasheet(7/32 Pages) AD

7 / 32 page

Preliminary Technical Data

AD7938/AD7939

TIMING SPECIFICATIONS1

VDD = VDRIVE =2.7 V to 5.25V, Internal/External VREF = 2.5 V, unless otherwise noted, FCLKIN = 24 MHz, FSAMPLE = 1.5 MSPS; TA = TMIN to

TMAX, unless otherwise noted.

Table 3.

Limit at TMIN, TMAX

Parameter

AD7938

AD7939

Unit

Description

fCLKIN2

kHz

min

MHz

max

tQUIET

ns min

Minimum time between end of Read and start of next conversion (i.e., time from when the

data bus goes into three-state until the next falling edge of CONVST)

ns min

CONVST Pulse Width.

ns min

CONVST Falling Edge to CLKIN Falling Edge Setup Time.

TBD

ns min

CLKIN Falling Edge to BUSY Rising Edge.

ns min

CS to WR Setup Time.

ns min

CS to WR Hold Time.

ns min

WR Pulse Width.

ns min

Data Setup Time before WR.

ns min

Data Hold after WR.

0.5 tCLKIN

ns min

New Data Valid before Falling Edge of BUSY.

t10

ns min

CS to RD Setup Time.

t11

ns min

CS to RD Hold Time.

t12

ns min

RD Pulse Width.

t133

ns max

Data Access Time after RD.

t144

ns min

Bus Relinquish Time after RD.

ns max

Bus Relinquish Time after RD.

t15

ns min

HBEN to RD Setup Time.

t16

ns min

HBEN to RD Hold Time.

t17

ns min

Minimum Time between Reads/Writes.

t18

ns min

HBEN to WR Setup Time.

t19

ns min

HBEN to WR Hold Time.

t20

TBD

ns max

CLKIN Falling Edge to BUSY Falling Edge.

1Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.

All timing specifications given above are with a 25 pF load capacitance (see

and

Figure 38 Figure 39 Figure 40

Figure 41

2 Mark/space ratio for CLKIN is 40/60 to 60/40.

3 The time required for the output to cross TBD.

4 t14 is derived from the measured time taken by the data outputs to change 0.5 V. The measured number is then extrapolated back to remove the effects of charging or

discharging the 25 pF capacitor. This means that the time, t14, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the

bus loading.

Rev. PrN | Page 7 of 32

AD7939BCP bảng dữ liệu(PDF) 7 Page - Analog Devices

AD7939BCP bảng dữ liệu(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

bảng dữ liệu tải về

Link URL