công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

ADS8322Y/2K bảng dữ liệu(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện ADS8322Y/2K
Giải thích chi tiết về linh kiện  16-Bit, 500kHz, MicroPower Sampling ANALOG-TO-DIGITAL CONVERTER
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI1 [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI1 - Texas Instruments

ADS8322Y/2K bảng dữ liệu(HTML) 6 Page - Texas Instruments

Back Button ADS8322Y/2K Datasheet HTML 2Page - Texas Instruments ADS8322Y/2K Datasheet HTML 3Page - Texas Instruments ADS8322Y/2K Datasheet HTML 4Page - Texas Instruments ADS8322Y/2K Datasheet HTML 5Page - Texas Instruments ADS8322Y/2K Datasheet HTML 6Page - Texas Instruments ADS8322Y/2K Datasheet HTML 7Page - Texas Instruments ADS8322Y/2K Datasheet HTML 8Page - Texas Instruments ADS8322Y/2K Datasheet HTML 9Page - Texas Instruments ADS8322Y/2K Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 19 page
background image
1
CLOCK
Acquisition
CONVST
BUSY
BYTE
CS
RD
DB15-D8
DB7-D0
2
3
4
5
17
18
19
20
3
4
1
2
17
18
19
20
t
1
t
2
t
4
t
6
t
9
Acquisition
Conversion
t
ACQ
t
CONV
t
5
t
7
t
11
t
10
t
12
t
13
t
14
t
8
t
16
t
15
t
17
Bits15-8
Bits15-8
FF
t
18
t
19
t
3
Bits7-0
Bits7-0
Bits15-8
ADS8322
SBAS215A – JULY 2001 – REVISED JANUARY 2010
www.ti.com
TIMING INFORMATION
TIMING CHARACTERISTICS
(1) (2)
All specifications typical at –40°C to +85°C, +VD = +5V.
ADS8322
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tCONV
Conversion Time
1.6
μs
tAQC
Acquisition Time
350
ns
t1
CLOCK Period
100
ns
t2
CLOCK High Time
40
ns
t3
CLOCK Low Time
40
ns
t4
CONVST Low to Clock High
10
ns
t5
CLOCK High to CONVST High
5
ns
t6
CONVST Low Time
20
ns
t7
CONVST Low to BUSY High
25
ns
t8
CS Low to CONVST Low
0
ns
t9
CONVST High
20
ns
t10
CLOCK Low to CONVST Low
0
ns
t11
CLOCK High to BUSY Low
25
ns
t12
CS High
0
ns
t13
CS Low to RD Low
0
ns
t14
RD High to CS High
0
ns
t15
RD Low Time
50
ns
t16
RD Low to Data Valid
40
ns
t17
Data Hold from RD High
5
ns
t18
BYTE Change to RD Low
(3)
0
ns
t19
RD High Time
20
ns
(1)
All input signals are specified with tR = tF = 5ns (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH) /2.
(2)
See timing diagram, above.
(3)
BYTE is asynchronous; when BYTE is 0, bits 15 through 0 appear at DB15-DB0. When BUSY is 1, bits 15 through 8 appear on
DB7-DB0. RD may remain low between changes in BYTE.
6
Submit Documentation Feedback
Copyright © 2001–2010, Texas Instruments Incorporated
Product Folder Link(s): ADS8322



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com