| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ADC08B200CIVS/NOPB bảng dữ liệu(PDF) 6 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADC08B200CIVS/NOPB bảng dữ liệu(HTML) 6 Page - Texas Instruments |
|
6 / 39 page ![]() VA GND VIN TO INTERNAL CIRCUITRY ADC08B200 SNAS388F – MARCH 2007 – REVISED APRIL 2013 www.ti.com PACKAGE THERMAL RESISTANCE Package θJA 48-Lead TQFP 76 °C/W CONVERTER ELECTRICAL CHARACTERISTICS The following specifications apply for VA = VD = VP = VDR = +3.3VDC, VRT = +1.9V, VRB = 0.3V, CL = 10 pF, fCLK = 200 MHz at 50% duty cycle, OEDGE/TEN = 1, Buffer and PLL bypassed. Boldface limits apply for TJ = TMIN to TMAX: all other limits TJ = 25°C (1) (2) Units Parameter Test Conditions Typ(3) Limits (3) (Limits) DC ACCURACY INL Integral Non-Linearity ±0.55 ±1.3 LSB (max) DNL Differential Non-Linearity ±0.40 ±0.9 LSB (max) Missing Codes 0 (max) −80 mV (min) FSE Full Scale Error −39 0 mV (max) VOFF Zero Scale Offset Error 55 70 mV (max) ANALOG INPUT AND REFERENCE CHARACTERISTICS VRB V (min) VIN Input Voltage 1.6 VRT V (max) (CLK LOW) 3 pF CIN VIN Input Capacitance VIN = 0.75V +0.5 Vrms (CLK HIGH) 4 pF RIN Analog Input Resistance >1 M Ω FPBW Full Power Bandwidth 500 MHz VA V (max) VRT Top Reference Voltage 1.9 0.5 V (min) VRT − 0.5 V (max) VRB Bottom Reference Voltage 0.3 0 V (min) 0.5 V (min) VRT - Reference Voltage Delta 1.6 VRB 2.3 V (max) 145 Ω (min) RREF Reference Ladder Resistance VRT to VRB 160 200 Ω (max) DIGITAL INPUT CHARACTERISTICS OEDGE/TEN 2.2 2.7 V (min) VIH Logic High Input Voltage Others 1.6 2.1 V (min) OEDGE/TEN 0.9 0.5 V (max) VIL Logic Low Input Voltage Others 1.3 0.7 V (max) (1) The analog inputs are protected as shown below. Input voltage magnitudes up to VA + 300 mV or to 300 mV below GND will not damage this device. However, errors in the A/D conversion can occur if the input goes above VA or below GND by more than 100 mV. For example, if VA is 3.3VDC the input voltage must be ≤3.4VDC to ensure accurate conversions. (2) To ensure accuracy, it is required that VA, VD, VP and VDR be well bypassed. Each supply pin should be decoupled with separate bypass capacitors. (3) Typical figures are at TJ = 25°C, and represent most likely parametric norms. Test limits are specified to Texas Instrument's AOQL (Average Outgoing Quality Level). 6 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated Product Folder Links: ADC08B200 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |