CS1112 datasheet(4/12 Pages) ONSEMI

4 / 12 page

CS1112

http://onsemi.com

ELECTRICAL CHARACTERISTICS (continued) (9.0 V < VPWR < 17 V, 4.5 V < VDD < 5.5 V, –40°C < TJ < 125°C,

5.5 V < VPWR < 25 V, (Outputs Functional); unless otherwise specified.)

Characteristic

Unit

Max

Typ

Min

Test Conditions

Serial Peripheral Interface

VPWR = 14 V

SCLK Clock Period

CO = 200 pF

250

–

MAX Input Capacitance

SI, SCLK, Note 1.

–

VOUT High

SO, IOH = 1.0 mA

VDD – 1.0

–

VOUT Low

SO, IOL = 1.0 mA

–

0.5

SCLK High Time

FSCLK = 4.0 MHz, SCLK = 2.0 V to 2.0 V

(see Figure 1)

125

–

SCLK Low Time

FSCLK = 4.0 MHz, SCLK = 0.8 V to 0.8 V

(see Figure 1)

125

–

SI Setup Time

SI = 0.8 V/2.0 V to SCLK = 2.0 V at 4.0 MHz;

Note 1. (see Figure 1)

–

SI Hold Time

SCLK = 2.0 V to SI = 0.8 V/2.0 V at 4.0 MHz;

Note 1. (see Figure 1)

–

SO Rise Time

CLD = 200 pF (0.1 VDD to 0.9 VDD);

Note 1.

–

SO Fall Time

CLD = 200 pF (0.9 VDD to 0.1 VDD);

Note 1.

–

CSB Setup Time

CSB = 0.8 V to SCLK = 2.0 V

(see Figure 1) Note 1.

–

CSB Hold Time

SCLK = 0.8 V to CSB = 2.0 V

(see Figure 1) Note 1.

–

SO Delay Time

SCLK = 0.8 V to SO Data Valid, VDD = 5.0 V

CLD = 200 pF at 4.0 MHz

(see Figure 1); Note 1.

–

125

Xfer Delay Time

CSB rising edge to next falling edge.

Note 1.

1.0

–

µs

1. Guaranteed by design.

PACKAGE PIN DESCRIPTION

PACKAGE PIN #

24 Lead SOIC

PIN SYMBOL

FUNCTION

VDD

Input voltage to bias logic and control circuitry.

VPWR

Input voltage to bias gate drive circuitry.

OUT0

Open drain output one.

IN0

Parallel input one.

5, 6, 7, 8

17, 18, 19, 20

GND

Ground Reference.

IN1

Parallel input two.

OUT1

Open drain output two.

SPI serial input.

CSB

SPI active low chip select.

SCLK

SPI clock input.

SPI serial output.

CS1112 bảng dữ liệu(PDF) 4 Page - ON Semiconductor

CS1112 bảng dữ liệu(HTML) 4 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

bảng dữ liệu tải về

Link URL