công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

TSC2102 bảng dữ liệu(PDF) 23 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện TSC2102
Giải thích chi tiết về linh kiện  PROGRAMMABLE TOUCH SCREEN CONTROLLER WITH INTEGRATED STEREO AUDIO DAC AND HEADPHONE AMPLIFIER
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

TSC2102 bảng dữ liệu(HTML) 23 Page - Texas Instruments

Back Button TSC2102 Datasheet HTML 19Page - Texas Instruments TSC2102 Datasheet HTML 20Page - Texas Instruments TSC2102 Datasheet HTML 21Page - Texas Instruments TSC2102 Datasheet HTML 22Page - Texas Instruments TSC2102 Datasheet HTML 23Page - Texas Instruments TSC2102 Datasheet HTML 24Page - Texas Instruments TSC2102 Datasheet HTML 25Page - Texas Instruments TSC2102 Datasheet HTML 26Page - Texas Instruments TSC2102 Datasheet HTML 27Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 54 page
background image
TSC2102
SLAS379A− APRIL 2003 − REVISED JUNE 2004
www.ti.com
23
D LEFT-JUSTIFIED MODE
In left−justified mode, the MSB of the right channel is valid on the rising edge of the BCLK following the falling edge of
LRCK. Similarly the MSB of the left channel is valid on the rising edge of the BCLK following the rising edge of LRCK.
BCLK
LRCK
DIN
n
n−1
1
0
n
n−1
1
0
1/fs
LSB
MSB
Left Channel
Right Channel
n
n−1
n−2
2
n−2
2
Figure 19. Timing Diagram for Left-Justified Mode
D I2S MODE
In I2S mode, the MSB of the left channel is valid on the second rising edge of the BCLK after the falling edge of LRCK.
Similarly, the MSB of the right channel is valid on the second rising edge of the BCLK after the rising edge of LRCK.
BCLK
LRCK
DIN
n
n−1
1
0
n
n−1
1
0
1/fs
LSB
MSB
Left Channel
Right Channel
n
1 clock before MSB
n−2
2
n−2
2
Figure 20. Timing Diagram for I2S Mode
D DSP MODE
In DSP mode, the falling edge of LRCK starts the data transfer with the left channel data first and immediately followed
by the right channel data. Each data bit is valid on the falling edge of BCLK.
BCLK
LRCK
DIN
n
n−1
1
0
n
n−1
1
0
1/fs
LSB
MSB
Left Channel
Right Channel
n
n−1
1
0
MSB
LSB
n−2
2
n−2
2
n−2
MSB
LSB
Figure 21. Timing Diagram for DSP Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com