| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TDA8029C2 bảng dữ liệu(PDF) 39 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
TDA8029C2 bảng dữ liệu(HTML) 39 Page - NXP Semiconductors |
|
39 / 58 page ![]() 2003 Oct 30 39 Philips Semiconductors Product specification Low power single card reader TDA8029 8.10.3.4 UART Configuration Register 1 (UCR1) This register is used for setting the parameters of the ISO UART. Table 61 UART configuration register 1, address 6h, read and write Table 62 Description of register bits 8.10.3.5 Clock Configuration Register (CCR) This register defines the clock to the card and the clock to the ISO UART. Note that if bit CKU in the prescaler register of the selected card (register UCR2) is set, then the ISO UART is clocked at twice the frequency to the card, which allows to reach baud rates not foreseen in ISO 7816 norm. Table 63 Clock configuration register, address 1h, read and write BIT 7 6 543210 Symbol − FIP FC PROT T/R LCT SS CONV Reset value − 0000000 BIT SYMBOL DESCRIPTION 7 − Not used. 6 FIP Force Inverse Parity. If FIP = 1, then the UART will NAK a correct received character, and will transmit characters with wrong parity bit. 5FC Test bit. FC must be left to logic 0. 4PROT Protocol. If PROT = 1, then protocol type is asynchronous T = 1; if PROT = 0, the protocol is T = 0. 3 T/R Transmit/Receive. This bit is set by software for transmission mode. A change from logic 0 to logic 1 will set bit TBE in register USR. T/R is automatically reset by hardware if LCT has been used before transmitting the last character. 2 LCT Last Character to Transmit. This bit is set by software before writing the last character to be transmitted in register UTR. It allows automatic change to reception mode. It is reset by hardware at the end of a successful transmission. When LCT is being reset, the bit T/R is also reset and the ISO 7816 UART is ready for receiving a character. 1SS Start Session. This bit is set by software before ATR for automatic convention detection and early answer detection. It is automatically reset by hardware at 10.5 ETU after reception of the initial character. 0 CONV Convention. This bit is set if the convention is direct. Bit CONV is either automatically written by hardware according to the convention detected during ATR, or by software if bit AUTOCONV in register UCR2 is set. BIT 7 6 543210 Symbol −− SHL CST SC AC2 AC1 AC0 Reset value −− 000000 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |