MB9D560 datasheet(3/91 Pages) CYPRESS

3 / 91 page

Document Number: 002-05679 Rev.*A

Page 3 of 91

MB9D560 Series

Main SRAM (TCRAM)

BTCM connection of Cortex-R5F



1 main SRAM as CPU 1 unit



Interleave with 2 ports of B0TCM and B1TCM

ECC support (SEC-DED)

BootROM

Size: 16K byte

Boot operation support

Serial writer program support

DMA controller (DMAC)

16 channels

Transfer mode



Block transfer, Burst transfer

Addressing mode



Fixed, increment

Priority between channels



Fixed, Dynamic, Round robin

Interrupt control (IRC)

Support normal interrupt (IRQ) and non-maskable interrupt

(NMI)

Normal interrupt (IRQ)



Use Interrupt Request (IRQ) of Cortex-R5F



512 channels



32 level for priority

Support low latency interrupt response from VIC port of

Cortex-R5F

Non-maskable interrupt (NMI)



Use fast interrupt request (FIQ) of Cortex-R5F



32 channels



16 level for priority

Support software interrupt generation

External interrupt (EXT-IRQ)

Input



Normal interrupt (IRQ): 8 input



Non-maskable interrupt (NMI): 1 input

Detection method



H level , L level , rise edge, fall edge, both edge

Inter-processor communications unit (IPCU)

Mailbox function



Data communication for CPU core communication by 8

Mailbox



Support of interrupt between CPU core

Exclusion access memory (EAM)

Small size memory to support exclusion control on exclusion

access instruction

Use for semaphore

Size: 48 byte

Bit-band unit (BBU)

The bit operation of specified register bit on Bit band area, it

is mapping 1 bit of bit band area to support bit band alias

area for 1 byte. The target of bit band access is specified

CRC

Output to register of CRC code according real time writing to

input register

Base timer

16-bit timer



Any of four PWM/PPG/reload/PWC timer functions can be

selected and used.



A 32-bit timer can be used in 2 channels of cascade mode

as reload/PWC timer.

16-bit free-run timer (FRT)

16 bit up/down counter (2 channels for motor control only)

32-bit free-run timer

32 bit up/down counter

16-bit input capture (ICU)

Input capture



16-bit capture register that detects rise edge, Fall edge,

both edge



Generate interrupt request after latch of counter number of

16 bit



Free-run timer with edge detection of pin input

32-bit input capture

Input capture



32-bit capture register that detects rise edge, fall edge,

both edge



Generate interrupt request after latch of counter number of

32 bit



Free-run timer with edge detection of pin input

LIN sync break/sync field relation is following.



Input capture ch.0

 Multi-function serial interface ch.0



Input capture ch.1

 Multi-function serial interface ch.1



Input capture ch.2

 Multi-function serial interface ch.2



Input capture ch.3

 Multi-function serial interface ch.3



Input capture ch.4

 Multi-function serial interface ch.4

16-bit output compare (OCU)

Output interrupt signal when compare with 16-bit free-run

timer

MB9D560 bảng dữ liệu(PDF) 3 Page - Cypress Semiconductor

MB9D560 bảng dữ liệu(HTML) 3 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

bảng dữ liệu tải về

Link URL