COP688CS datasheet(2/53 Pages) NSC

2 / 53 page

Key Features (Continued)

Additional Peripheral Features

n Idle Timer

n Multi-Input Wake-Up (MIWU) with optional interrupts (8)

n Two analog comparators (one for the CS series)

n WATCHDOG and Clock Monitor logic

n MICROWIRE/PLUS serial I/O

I/O Features

n Memory mapped I/O

n Software selectable I/O options (TRI-STATE® Output,

Push-Pull Output, Weak Pull-Up Input, High Impedance

Input)

n Up to 8 high current outputs

n Schmitt trigger inputs on ports G and L

n Packages:

— 44 PQFP with 40 I/O pins

— 44 PLCC with 40 I/O pins

— 40 DIP with 36 I/O pins

— 28 DIP/SOIC with 24 I/O pins

CPU/Instruction Set Features

n 1 µs instruction cycle time

n Versatile and easy to use instruction set

n Up to fourteen multi-source vectored interrupts servicing

— External Interrupt with selectable edge

— Idle Timer T0

— Three Timers (one timer for the CS series)(each with

2 interrupts)

— MICROWIRE/PLUS

— Multi-Input Wake-Up

— Software Trap

— USART (2)

— Default VIS (default interrupt)

n 8-bit Stack Pointer SP — (stack in RAM)

n Two 8-bit Register Indirect Data Memory Pointers

(B and X)

Fully Static CMOS

n Two power saving modes: HALT and IDLE

n Low current drain (typically <1 µA)

n Single supply operation: 2.5V–5.5V (COP88x)

n Temperature ranges:

0˚C to +70˚C, −40˚C to +85˚C, and −55˚C to +125˚C

Development Support

n Emulation and OTP devices

n Real time emulation and full program debug offered by

MetaLink’s Development System

Block Diagram

DS012829-1

FIGURE 1. COP888xG Block Diagram

COP688CS bảng dữ liệu(PDF) 2 Page - National Semiconductor (TI)

COP688CS bảng dữ liệu(HTML) 2 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

bảng dữ liệu tải về

Link URL