COP8ACC5 datasheet(21/41 Pages) NSC

21 / 41 page

Analog Function Block (Continued)

TABLE 4. Comparator Input Selection

Control Bit

Comparator

Output

Input Source

CMPISEL2

CMPISEL1

CMPISEL0

Neg.

Pos.

Input

I2 CH2

I3 CH3

I0 CH1

I4 CH4

I5 CH5

I6 CH6

111

CC/2

Ref.

Reset

The state of the Analog Block immediately after RESET is as

follows:

The CMPSL Register is set to all zeros

The Comparator is disabled

The Constant Current Source is disabled

CMPNEG is turned off

The Port I inputs are electrically isolated from the com-

parator

The Capture Timer input is connected to GND

CMPISEL0–CMPISEL2 are set to zero

All Port I inputs are selected to the default digital input

mode

The comparator outputs have the same specification as

Ports L and G except that the rise and fall times are sym-

metrical.

Interrupts

INTRODUCTION

Each device supports eight vectored interrupts. Interrupt

sources include Timer 0, Timer 1, Timer 2, Timer 3, Port L

Wakeup, Software Trap, MICROWIRE/PLUS, and External

Input.

All interrupts force a branch to location 00FF Hex in program

memory. The VIS instruction may be used to vector to the

appropriate service routine from location 00FF Hex.

The Software trap has the highest priority while the default

VIS has the lowest priority.

Each of the 8 maskable inputs has a fixed arbitration ranking

and vector.

Figure 14 shows the Interrupt Block Diagram.

COP8ACC5 bảng dữ liệu(PDF) 21 Page - National Semiconductor (TI)

COP8ACC5 bảng dữ liệu(HTML) 21 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

bảng dữ liệu tải về

Link URL