RT4813

Copyright © 2016 Richtek Technology Corporation. All rights reserved.

is a registered trademark of Richtek Technology Corporation.

www.richtek.com

DS4813-00

April

2016

10

I

read bit stream (N

≥ 1) is shown below :

S

0

1

A

P

LSB

MSB

A

Assume Address = m

Data for Address = m

Data for Address = m + N - 1

A

Data for Address = m + 1

S

0

P

Assume Address = m

Data for Address = m

Data for Address = m + N - 1

Data for Address = m + 1

Sr

Slave Address

Register Address

Slave Address

Data 1

R/W

R/W

Data N

LSB

MSB

A

A

A

A

A

A

A

A

Read N bytes from RT4813

LSB

MSB

Data 2

Data N

LSB

MSB

LSB

Slave Address

Register Address

Data 1

Data 2

MSB

MSB

LSB

Write N bytes to RT4813

Driven by Master,

Driven by Slave (RT4813),

Start,

Repeat Start

Stop,

S

Sr

P

I

SDA

SCL

P

S

S