công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

P89C51RC2FA/01 bảng dữ liệu(PDF) 59 Page - NXP Semiconductors

tên linh kiện P89C51RC2FA/01
Giải thích chi tiết về linh kiện  80C51 8-bit Flash microcontroller family
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  PHILIPS [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P89C51RC2FA/01 bảng dữ liệu(HTML) 59 Page - NXP Semiconductors

Back Button P89C51RC2FA/01 Datasheet HTML 55Page - NXP Semiconductors P89C51RC2FA/01 Datasheet HTML 56Page - NXP Semiconductors P89C51RC2FA/01 Datasheet HTML 57Page - NXP Semiconductors P89C51RC2FA/01 Datasheet HTML 58Page - NXP Semiconductors P89C51RC2FA/01 Datasheet HTML 59Page - NXP Semiconductors P89C51RC2FA/01 Datasheet HTML 60Page - NXP Semiconductors P89C51RC2FA/01 Datasheet HTML 61Page - NXP Semiconductors P89C51RC2FA/01 Datasheet HTML 62Page - NXP Semiconductors P89C51RC2FA/01 Datasheet HTML 63Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 68 page
background image
Philips Semiconductors
Preliminary data
P89C51RA2/RB2/RC2/RD2xx
80C51 8-bit Flash microcontroller family
8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM
2002 Jul 18
59
EXPLANATION OF THE AC SYMBOLS
Each timing symbol has five characters. The first character is always
‘t’ (= time). The other characters, depending on their positions,
indicate the name of a signal or the logical status of that signal. The
designations are:
A – Address
C – Clock
D – Input data
H – Logic level high
I – Instruction (program memory contents)
L – Logic level low, or ALE
P – PSEN
Q – Output data
R– RD signal
t – Time
V – Valid
W– WR signal
X – No longer a valid logic level
Z – Float
Examples: tAVLL = Time for address valid to ALE low.
tLLPL = Time for ALE low to PSEN low.
tPXIZ
ALE
PSEN
PORT 0
PORT 2
A0–A15
A8–A15
A0–A7
A0–A7
tAVLL
tPXIX
tLLAX
INSTR IN
tLHLL
tPLPH
tLLIV
tPLAZ
tLLPL
tAVIV
SU00006
tPLIV
Figure 42. External Program Memory Read Cycle
ALE
PSEN
PORT 0
PORT 2
RD
A0–A7
FROM RI OR DPL
DATA IN
A0–A7 FROM PCL
INSTR IN
P2.0–P2.7 OR A8–A15 FROM DPF
A0–A15 FROM PCH
tWHLH
tLLDV
tLLWL
tRLRH
tLLAX
tRLAZ
tAVLL
tRHDX
tRHDZ
tAVWL
tAVDV
tRLDV
SU00025
Figure 43. External Data Memory Read Cycle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com