MB9B500B datasheet(91/113 Pages) SPANSION

91 / 113 page

D a t a S h e e t

MB9B500B-DS706-00021-3v0-E, December 15, 2014

CONFIDENTIAL

12bit A/D Converter

· Electrical characteristics for the A/D converter.

(Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = 0V, Ta = - 40C to + 85C)

Parameter

Symbol

name

Value

Unit

Remarks

Min

Typ

Max

Resolution

bit

Integral Nonlinearity

± 2

± 4.5

LSB

AVRH = 2.7V to 5.5V

Differential Nonlinearity

± 2

± 2.5

LSB

Zero transition voltage

VZT

ANxx

± 5

± 20

Full-scale transition

voltage

VFST

ANxx

AVRH ± 10 AVRH ± 20 mV

Conversion time

1.0*

μs

AVcc ≥ 4.5V

2.666*

AVcc < 4.5V

Sampling time

AVcc ≥ 4.5V

AVcc < 4.5V

Compare clock cycle *3

Tcck

55.5

10000

AVcc ≥ 4.5V

166.6*

AVcc < 4.5V

State transition time to

operation permission

Tstt

2.5

μs

Analog input capacity

CAIN

14.5

Analog input resistance

RAIN

0.93

kΩ

AVcc ≥ 4.5V

2.04

AVcc < 4.5V

Interchannel disparity

LSB

Analog port input

current

ANxx

μA

Analog input voltage

ANxx

AVSS

AVRH

Reference voltage

AVRH

2.7

AVCC

*1: The Conversion time is the value of sampling time(Ts) + compare time(Tc).

The condition of the minimum conversion time is the following.

AVcc ≥ 4.5V, HCLK=72MHz

sampling time: 0.222μs

compare time: 0.778μs

AVcc < 4.5V, HCLK=54MHz

sampling time: 0.333μs

compare time: 2.333μs

Ensure that it satisfies the value of the sampling time (Ts) and compare clock cycle (Tcck).

For setting of the sampling time and compare clock cycle, see "CHAPTER 1-1: A/D Converter" in "FM3

Family PERIPHERAL MANUAL Analog Macro Part".

The registers setting of the A/D Converter are reflected in the operation according to the APB bus clock

timing.

The sampling clock and compare clock is generated from the Base clock (HCLK).

About the APB bus number which the A/D Converter is connected to, see "BLOCK DIAGRAM" in this

data sheet.

*2: A necessary sampling time changes by external impedance.

Ensure that it set the sampling time to satisfy (Equation 1)

*3: The Compare time (Tc) is the value of (Equation 2)

*4: When 12bit A/D converter is used at AVcc<4.5V, there is a limitation as follows.

Please set the HCLK frequency under 54MHz.

MB9B500B bảng dữ liệu(PDF) 91 Page - SPANSION

MB9B500B bảng dữ liệu(HTML) 91 Page - SPANSION

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL