| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
XRT72L13 bảng dữ liệu(PDF) 53 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
XRT72L13 bảng dữ liệu(HTML) 53 Page - Exar Corporation |
|
53 / 370 page ![]() áç áç áç áç XRT72L13 M13 MULTIPLEXER/CLEAR CHANNEL DS3 FRAMER IC PRELIMINARY REV. P1.0.6 41 t28 “TXOH” to “TxInClk” rising edge set-up Time 0 ns t29A TxInClk to “TxOHEnable” 8 ns Transmit LIU Interface Timing (see Figure 8 and Figure 9) t30 Rising edge of "TxLineClk" to rising edge of "TxPOS" or "TxNEG" output signal. (Framer is configured to output data on "TxPOS" and "TxNEG" on rising edge of "TxLineClk" 0.6 ns t31 Falling edge of "TxLineClk" to rising edge of "TxPOS" or "TxNEG" (Framer is configured to output data via "TxPOS" and "TxNEG" on falling edge of "TxLineClk") 0.6 ns fTxLineClk Period of TxLineClk clock signal 44.736 MHz t32 Period of TxLineClk 22.36 ns Receive LIU Interface Timing (see Figure 10 and Figure 11) t38 "RxPOS" or "RxNEG" set-up time to rising edge of "RxLineClk". (Framer is configured to sample data on "RxPOS" and "RxNEG" input pins, on the rising edge of "RxLi- neClk") 0ns t39 "RxPOS" or "RxNEG" hold time, from rising edge of "RxLineClk" (Framer is configured to sample data on "RxPOS" and "RxNEG" input pins, on the rising edge of "RxLi- neClk") 2.4 ns t40 "RxPOS" or "RxNEG" set-up time to falling edge of "RxLineClk". (Framer is configured to sample data on "RxPOS" and "RxNEG" input pins, on the falling edge of "RxLi- neClk") 0ns t41 "RxPOS" or "RxNEG" hold time, from falling edge of "RxLineClk" (Framer is configured to sample data on "RxPOS" and "RxNEG" input pins, on the falling edge of "RxLi- neClk") 2.4 ns Receive Payload Data Output Inteface Timing - Serial Mode Operation (See Figure 12) t50 Falling edge of RxClk to "Payload Data" (RxSer) out- put delay 0ns t51 Falling edge of "RxClk" to "RxFrame" output delay 1.3 ns t52 Falling edge of "RxClk" to "RxOHInd" output delay. 2.6 ns Receive Payload Data Output Interface Timing - Nibble Mode Operation (see Figure 13) t53 Falling edge of “RxClk” to rising edge of “RxFrame” output delay 22 ns AC ELECTRICAL CHARACTERISTICS (CONT.) Test Conditions: TA = 25(C, VCC = 3.3V + 5% unless otherwise specified SYMBOL PARAMETER MIN.TYP.MAX.UNITS CONDITIONS |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |