SAB80C166 datasheet(48/52 Pages) INFINEON

48 / 52 page

SAB 80C166/83C166

Semiconductor Group

AC Characteristics (cont’d)

CLKOUT and READY

CC = 5 V ± 10 %;

SS = 0 V

A = 0 to +70 ˚C

for SAB 83C166-5M, SAB 80C166-M

A = -40 to +85 ˚C

for SAB 83C166-5M-T3, SAB 80C166-M-T3

L (for Port 0, Port 1, Port 4, ALE, RD, WR, BHE, CLKOUT) = 100 pF

Notes

1) These timings are given for test purposes only, in order to assure recognition at a specific clock edge.

2) Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum values. This

adds even more time for deactivating READY.

Parameter

Symbol

Max. CPU Clock

= 20 MHz

Variable CPU Clock

1/2TCL = 1 to 20 MHz

Unit

min.

max.

min.

max.

CLKOUT cycle time

t29

CC 50

2TCL

CLKOUT high time

t30

CC 20

–

TCL – 5

–

CLKOUT low time

t31

CC 15

–

TCL – 10

–

CLKOUT rise time

t32

CC –

–5ns

CLKOUT fall time

t33

CC –

–5ns

CLKOUT rising edge to

ALE falling edge

t34

CC 0 + tA

10 + tA

0 + tA

10 + tA

Synchronous READY

setup time to CLKOUT

t35

SR 10

–

Synchronous READY

hold time after CLKOUT

t36

SR 10

–

Asynchronous READY

low time

t37

SR 65

–

2TCL + 15

–

Asynchronous READY

setup time 1)

t58

SR 20

–

Asynchronous READY

hold time 1)

t59

SR 0

–

0–ns

Async. READY hold time

after RD, WR high

(Demultiplexed Bus) 2)

t60

SR 0

+ 2tA + tF

TCL - 25

+ 2tA + tF

SAB80C166 bảng dữ liệu(PDF) 48 Page - Infineon Technologies AG

SAB80C166 bảng dữ liệu(HTML) 48 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

bảng dữ liệu tải về

Link URL