VS6663CD datasheet(43/64 Pages) STMICROELECTRONICS

43 / 64 page

Doc ID027033 Rev 2

43/64

VS6663CD

Video timing

The equation relating the framerate to the line length, frame length and the video timing

pixel clock frequency is:

Table 24 provides examples of frame timing for Raw10 CSI-2 mode for 30 fps at a variety of

external clock frequencies.

6.2.3

Bayer pattern

The three color (Red, Green, Blue) filters are arranged over the pixel array in a repeated 2x2

arrangement known as the Bayer Pattern. When the sensor array is read, the output order

of red, green, blue depends on the settings of vertical flip and horizontal mirror.

Figure 17 shows the read-out order for the default settings of vertical flip and horizontal

mirror turned off. Vertical flip changes the first line to be output from a green/red line to a

blue/green line and horizontal mirror changes the sequence within a line, for example,

green/red to red/green.

As shown in Figure 17, the first pixel to be readout from the imaging array will be green

followed by red.

Table 24. External clock frequency examples - 1.3 Mpixel resolution Raw10 30 fps

Ext clk

freq

Pre-PLL

clk div

PLL

multiplier

VT sys clk

div

VT pixel

clk div

VT pixel

clk freq

Line

length

Frame

length

MHz

Integer

(Dec)

Integer

MHz

Pixel clks

Lines

(Dec)

9.60

79.68

2640

1006

12.00

133

79.80

2640

1007

13.00

123

79.95

2640

1009

Framerate

vt_pix_clk_freq_mhz

line_length_pck

frame_length_line

-----------------------------------------------------------------------------------------------

VS6663CD bảng dữ liệu(PDF) 43 Page - STMicroelectronics

VS6663CD bảng dữ liệu(HTML) 43 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

bảng dữ liệu tải về

Link URL