PEB2055 datasheet(51/269 Pages) INFINEON

51 / 269 page

PEB 2055

PEF 2055

Detailed Register Description

Semiconductor Group

4.2.1.4 PCM-Offset Upstream Register (POFU)

Access in demultiplexed

µP-interface mode:

read/write

address: 3H

OMDR:RBS = 1

Access in multiplexed

µP-interface mode:

read/write

address: 26H

Reset value: 00H

OFU9..2

Offset Upstream bit 9…2.

These bits together with PCSR:OFU1..0 determine the offset of the PCM

frame in upstream direction. The following formulas apply for calculating the

required register value. BNU is the bit number in upstream direction marked

by the rising internal PFS-edge.

PCM mode 0:

OFU9..2 = mod

BPF (BNU + 23)

PCSR:OFU1..0 = 00

PCM mode 1:

OFU9..1 = mod

BPF (BNU + 47)

PCSR:OFU0 = 0

PCM mode 2:

OFU9..0 = mod

BPF (BNU + 95)

4.2.1.5 PCM-Clock Shift Register (PCSR)

Access in demultiplexed

µP-interface mode:

read/write

address: 4H

OMDR:RBS = 1

Access in multiplexed

µP-interface mode:

read/write

address: 28H

Reset value: 00H

OFD1..0

Offset Downstream bits 1…0, see POFD register.

DRE

Downstream Rising Edge.

0…the PCM-data is sampled with the falling edge of PDC

1…the PCM-data is sampled with the rising edge of PDC

OFU1..0

Offset Upstream bits 1…0, see POFU register.

URE

Upstream Rising Edge.

0…the PCM-data is transmitted with the falling edge of PDC

1…the PCM-data is transmitted with the rising edge of PDC

bit 7

bit 0

OFU9

OFU8

OFU7

OFU6

OFU5

OFU4

OFU3

OFU2

bit 7

bit 0

OFD1

OFD0

DRE

OFU1

OFU0

URE

PEB2055 bảng dữ liệu(PDF) 51 Page - Infineon Technologies AG

PEB2055 bảng dữ liệu(HTML) 51 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL