STAP16DPS05 datasheet(9/34 Pages) STMICROELECTRONICS

9 / 34 page

DocID024315 Rev 6

9/34

STAP16DPS05

Electrical characteristics

3.1

Switching characteristics

VDD = 5 V, Tj = 25 °C, unless otherwise specified.

Table 8. Switching characteristics (1)(2)

Symbol

Parameter

Test conditions

Min.

Typ.

Max.

Unit

fclk

Clock frequency

Cascade operation

MHz

tPLH1

CLK-OUTn

LE\DM1 = H

OE\DM2 = L

Propagation

delay time

(“L” to “H”)

VIH = VDD

VIL = GND

CL = 10 pF

Io = 20 mA

VL = 3 V

Rext = 1 KΩ

RL = 60

VDD= 3.3 V

VDD = 5 V

tPLH2

LE\DM1-OUTn

OE\DM2 = L

VDD = 3.3 V

VDD = 5 V

tPLH3

OE\DM2-OUTn

LE\DM1 = H

VDD = 3.3 V

VDD = 5 V

tPLH

CLK - SDO

VDD = 3.3 V

VDD = 5 V

tPHL1

CLK-OUTn

LE\DM1 = H

OE\DM2 = L

Propagation

delay time

(“H” to “L”)

VDD = 3.3 V

VDD = 5 V

tPHL2

LE\DM1-OUTn

OE\DM2 = L

VDD = 3.3 V

VDD = 5 V

tPHL3

OE\DM2-OUTn

LE\DM1 = H

VDD = 3.3 V

VDD = 5 V

tPHL

CLK - SDO

VDD = 3.3 V

VDD = 5 V

tON

Output rise time

10~90 % of voltage

waveform

VDD = 3.3 V

VDD = 5 V

tOFF

Output fall time

90~10 % of voltage

waveform

VDD = 3.3 V

VDD = 5 V

CLK rise time(3)

µs

CLK fall time(3)

All table limits are guaranteed by design.

Not tested in production.

If devices are connected in cascade and tr or tf is large, it may be critical to achieve the timing required for data transfer

between two cascaded devices.

STAP16DPS05 bảng dữ liệu(PDF) 9 Page - STMicroelectronics

STAP16DPS05 bảng dữ liệu(HTML) 9 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

bảng dữ liệu tải về

Link URL