STM32F756VG datasheet(162/228 Pages) STMICROELECTRONICS

162 / 228 page

Electrical characteristics

STM32F756xx

162/228

DocID027589 Rev 4

SAI characteristics

Unless otherwise specified, the parameters given in Table 78 for SAI are derived from tests

performed under the ambient temperature, fPCLKx frequency and VDD supply voltage

conditions summarized in Table 17, with the following configuration:

•

Output speed is set to OSPEEDRy[1:0] = 10

•

Capacitive load C=30 pF

•

Measurement points are performed at CMOS levels: 0.5VDD

Refer to Section 5.3.17: I/O port characteristics for more details on the input/output alternate

function characteristics (SCK,SD,WS).

Table 78. SAI characteristics(1)

Symbol

Parameter

Conditions

Min

Max

Unit

fMCKL

SAI Main clock output

256 x 8K

256xFs(2)

MHz

FSCK

SAI clock frequency

Master data: 32 bits

128xFs

MHz

Slave data: 32 bits

128xFs

DSCK

SAI clock frequency duty

cycle

Slave receiver

tv(FS)

FS valid time

Master mode

tsu(FS)

FS setup time

Slave mode

th(FS)

FS hold time

Master mode

Slave mode

tsu(SD_MR)

Data input setup time

Master receiver

tsu(SD_SR)

Slave receiver

th(SD_MR)

Data input hold time

Master receiver

th(SD_SR)

Slave receiver

tv(SD_ST)

th(SD_ST)

Data output valid time

Slave transmitter (after enable

edge)

-15

tv(SD_MT)

Master transmitter (after enable

edge)

-20

th(SD_MT)

Data output hold time

Master transmitter (after enable

edge)

1. Guaranteed by characterization results.

2. 256xFs maximum corresponds to 45 MHz (APB2 xaximum frequency)

STM32F756VG bảng dữ liệu(PDF) 162 Page - STMicroelectronics

STM32F756VG bảng dữ liệu(HTML) 162 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL