SAFC165UTAH datasheet(39/539 Pages) INFINEON

39 / 539 page

C165UTAH

Architectural Overview

Data Sheet

2001-02-23

Table 10

C165UTAH Clock Generation Modes

PLL Operation

On power-up the PLL provides a stable clock signal within ca. 1 ms after VDD has

reached 3.3 V

±10%, even if there is no external clock signal (in this case the PLL will run

on its basic frequency of 2...5 MHz). The PLL starts synchronizing with the external clock

signal as soon as it is available. Within ca. 1 ms after stable oscillations of the external

clock within the specified frequency range the PLL will be synchronous with this clock at

a frequency of F *fOSC, ie. the PLL locks to the external clock.

Note: If the C165UTAH is required to operate on the desired CPU clock directly after

reset make sure that RSTIN remains active until the PLL has locked (ca. 1 ms).

When PLL operation is selected the CPU clock is a selectable multiple of the oscillator

frequency, ie. the input frequency. The table above lists the possible selections.

P0H.7-P0H.5 Frequency

Divider Activation

USB Interface is NOT used

001

XTAL * 0.5

direct drive, D1 not active, D2 active, PLL free running (2..5 MHZ)

Note: The PLL can be switched off completely by setting bit

PLLDIS = ’1’ (SYSCON3.13, see page 470).

010

fXTAL * 1.5

D1 not active, D2 not active, F = 1.5

011

XTAL * 1.0

direct drive, D1 not active, D2 not active, PLL free running (2..5

MHz)

Note: The PLL can be switched off completely by setting bit

PLLDIS = ’1’ (SYSCON3.13, see page 470).

100

fXTAL * 6.0

D1 not active, D2 not active, F = 6.0

101

XTAL * 1.125

D1 active, D2 active, F = 1.125

110

XTAL * 3.0

D1 not active, D2 not active, F = 3.0

111

XTAL * 4.5

D1 not active, D2 not active, F = 4.5, Default Mode

000

XTAL * 0.375

D1 active, D2 active, F = 0.375

USB Interface is used (USB clock must be 48 MHz)

110

fXTAL * 3

D1 not active, D2 not active, F = 3.0

USB =

def 48 MHz

Τ f

XTAL = 8 MHz

Τ f

CPU = 24 MHz

111

XTAL * 4.5

D1 not active, D2 not active, F = 4.5, Default Mode

USB =

def 48 MHz

Τ f

XTAL = 8 MHz

Τ f

CPU = 36 MHz

SAFC165UTAH bảng dữ liệu(PDF) 39 Page - Infineon Technologies AG

SAFC165UTAH bảng dữ liệu(HTML) 39 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL