USB3803 datasheet(18/99 Pages) MICROCHIP

18 / 99 page

USB3803

DS00001691B-page 18

 2014-2015 Microchip Technology Inc.

4.4.1

HUB INITIALIZATION STAGE (HUB.INIT)

The first stage is the initialization stage and occurs when Hub mode is entered based on the conditions in Table 4-1. In

this stage the 1.2V regulator is enabled and stabilizes, internal logic is reset, and the PLL locks if a valid REFCLK is

supplied. Configuration registers are initialized to their default state and I2C_ASEL[1:0] and REF_SEL[1:0] input values

are latched. The USB3803 will complete initialization and automatically enter the next stage after Thubinit. Because the

digital logic within the device is not yet stable, no communication with the device using the serial port is possible. Con-

figuration registers are initialzed to their default state.

4.4.2

HUB WAIT REFCLK STAGE (HUB.WAITREF)

In this stage the reference clock is checked for activity. If the reference clock is active the part will continue to the Hub

configuration stage. If the reference clock is not active but the default ROM has enabled battery charger detection, the

detection sequence will begin while operating on an internal ring oscillator.

If the PLL locks while battery charger detection is still in progress, the sequence will be aborted until the battery charger

detection stage is complete. If aborted, no results are captured. If battery charger detection completes, the results of the

battery charger detection may be communicated through the INT_N pin.

During this stage the serial port is not functional.

If the reference clock is provided before entering hub mode, the USB3803 will transition to the Hub Configuration stage

without pausing in the Hub Wait RefClk stage. Otherwise, the USB3803 will transition to the Hub configuration stage

once a valid reference clock is supplied and the PLL has locked.

4.4.3

HUB CONFIGURATION STAGE (HUB.CONFIG)

The next stage is the configuration stage. In this stage, the SOC has an opportunity to control the configuration of the

USB3803 and modify any of the default configuration settings specified in the integrated ROM such as USB device

descriptors, or port electrical settings such as PHY BOOST, and control features such as battery charging detection.

The SOC implements the changes using the serial slave port interface to write configuration & control registers.

See Section 5.3.30, "Register E7h: Serial Port Interlock Control - SP_ILOCK," on page 32 for definition of SP_ILOCK

the bit is not written by the serial port, then the USB3803 completes configuration and automatically enters the Battery

Charger Detection Stage after Thubconfig without any I2C intervention.

If the SP_ILOCK.config_n bit has its default negated high or the SOC negates the bit high using the serial port during

Thubconfig, the USB3803 will remain in the Hub Configuration Stage indefinitely. This will allow the SOC to update other

configuration and control registers without any remaining time-out restrictions. Once the SP_ILOCK.config_n bit is

asserted low by the SOC the device will transition to the next stage.

4.4.4

HUB BATTERY CHARGER DETECTION STAGE (HUB.CHGDET)

After configuration, the device enters Battery Charger Detection Stage. If the battery charger detection feature was dis-

abled during the Hub Configuration Stage, the USB3803 will immediately transition to the Hub Connect Stage. If the

battery charger detection feature remains enabled, the battery charger detection sequence is started automatically and

the USB3803 will transition to the Hub Connect Stage after Thubchgdet.

4.4.5

HUB CONNECT STAGE (HUB.CONNECT)

Next, the USB3803 enters the Hub Connect Stage. See Section 5.3.37, "Register EEh: Configure Portable Hub - CFGP,"

on page 36 and Section 5.3.30, "Register E7h: Serial Port Interlock Control - SP_ILOCK," on page 32 for definition of

control registers which affect how the device transitions through the hub stages.

By using the appropriate controls, the USB3803 can be set to immediately transition, or instead to remain in the Hub

Connect Stage indefinitely until one of the SOC handshake events occur. When set to wait on the handshake, the SOC

may read or update any of the serial port registers. Once the SOC is finished accessing any registers and is ready for

USB communication to start, it can perform one of the selected handshakes which will cause the USB3803 to assert its

pull-up on the USBUP_DP pin and connect within Thubconnect and transition to the Hub Communication Stage.

4.4.6

HUB COMMUNICATION STAGE (HUB.COM)

Once it exits the Hub Connect Stage, the USB3803 enters Hub Communication Stage. In this stage full USB operation

is supported under control of the USB Host on the upstream port. The USB3803 will remain in the Hub Communication

Stage until the operating mode is changed by the system asserting RESET_N or BYPASS_N low.

USB3803 bảng dữ liệu(PDF) 18 Page - Microchip Technology

USB3803 bảng dữ liệu(HTML) 18 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99

bảng dữ liệu tải về

Link URL