công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

CS5519 bảng dữ liệu(PDF) 4 Page - BCD Semiconductor Manufacturing Limited

tên linh kiện CS5519
Giải thích chi tiết về linh kiện  Enhanced Multi-touch Capacitive Touch Screen Controller
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  BCDSEMI [BCD Semiconductor Manufacturing Limited]
Trang chủ  http://www.bcdsemi.com
Logo BCDSEMI - BCD Semiconductor Manufacturing Limited

CS5519 bảng dữ liệu(HTML) 4 Page - BCD Semiconductor Manufacturing Limited

  CS5519 Datasheet HTML 1Page - BCD Semiconductor Manufacturing Limited CS5519 Datasheet HTML 2Page - BCD Semiconductor Manufacturing Limited CS5519 Datasheet HTML 3Page - BCD Semiconductor Manufacturing Limited CS5519 Datasheet HTML 4Page - BCD Semiconductor Manufacturing Limited CS5519 Datasheet HTML 5Page - BCD Semiconductor Manufacturing Limited CS5519 Datasheet HTML 6Page - BCD Semiconductor Manufacturing Limited CS5519 Datasheet HTML 7Page - BCD Semiconductor Manufacturing Limited CS5519 Datasheet HTML 8Page - BCD Semiconductor Manufacturing Limited CS5519 Datasheet HTML 9Page - BCD Semiconductor Manufacturing Limited Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 17 page
background image
Data Sheet
Enhanced Multi-touch Capacitive Touch Screen Controller
CS5519
Apr. 2013
Rev. 1. 0
BCD Semiconductor Manufacturing Limited
4
Pin Description
Pin Number
Pin Name
Pin
Type
Pin Function
QFN-7×7
-56
QFN-8×8
-68
1
1
P1.7/
TXD1/
PINT0.1/
EXTCLKIN/
T0
I/O
Port 1.7 GPIO
8051 P1.7 GPIO
TXD1
This pin also can be configured as TXD of UART 1
PINT0.1
This pin also can be configured as the expanded INT0
interrupt
External Clock Input
External clock input source.
T0 Timer 0 Input
This pin also can be configured as Timer 0 input
2
2
TESTEN
I
Test Mode Enable High Active
This pin has an internal weakly pull low resistor
connected.
If it is connected high, the chip enters into
Test Mode condition
3
3
P1.2/SDA
(open-
drain)
I/O
Port 1.2 GPIO
8051 P1.2 GPIO
SDA
This pin also can be configured as the SDA signal of
the I2C master or I2C slave controller. In this operation
mode,
this
pin
should
also
be
configured
as
bi-directional I/O with open-drain output
4
4
P1.3/SCL
(open-
drain)
I/O
Port 1.3 GPIO
8051 P1.3 GPIO
SCL
This pin also can be configured as the SCL signal of
the I
2C master or I2C slave controller. In I2C master
mode, this pin should be configured as open-drain
output. In I
2C slave, this pin should be configured as
input only
5
5
RSTN
I
Reset Low Active
Typically connect a resistor to VDD18 and a capacitor
to VSS
Low asserted and threshold at 0.5×VDD18. When forced
low, the chip enters into reset condition
This pin should not be connected to any level above
VDD18



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com